CY7C65631-56LTXI

更新时间： 2024-11-24 13:02:23

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		总线控制器微控制器和处理器外围集成电路时钟
页数	文件大小	规格书
27页	562K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C65631-56LTXI 数据手册

CY7C65621/31

EZ-USB HX2LP Lite™

Low Power USB 2.0 Hub Controller Family

Features

■ USB 2.0 hub controller

■ In-system EEPROM programming

■ Configurable with external SPI EEPROM:

❐ Vendor ID, Product ID, Device ID (VID/PID/DID)

❐ Number of active ports

❐ Number of removable ports

❐ Maximum power setting for high speed and full speed

❐ Hub controller power setting

❐ Power on timer

❐ Overcurrent detection mode

❐ Enabled and disabled overcurrent timer

❐ Overcurrent pin polarity

■ Compliant with the USB 2.0 specification

■ USB-IF certified: TID# 30000009

■ Windows Hardware Quality Lab (WHQL) compliant

■ Up to four downstream ports supported

■ Supports bus powered and self powered modes

■ Single transaction translator (TT)

■ Bus power configurations

■ Fit, form, and function compatible with CY7C65640 and

❐ Indicator pin polarity

CY7C65640A (TetraHub™)

❐ Compound device

❐ Enable full speed only

❐ Disable port indicators

❐ Ganged power switching

■ Space saving 56-pin QFN

■ Single power supply requirement

❐ Internal regulator for reduced cost

■ Integrated upstream pull up resistor

❐ Self and bus powered compatibility

❐ Fully configurable string descriptors for multiple language

support

■ Integrated pull down resistors for all downstream ports

■ Integrated upstream and downstream termination resistors

■ Integrated port status indicator control

■ 24 MHz external crystal (integrated phase locked loop (PLL))

Block Diagram CY7C65631

D+

D -

High-Speed

USB Control Logic

USB 2.0 PHY

PLL

Serial

Interface

Engine

24 MHz

Crystal

SPI_SCK

SPI_SD

SPI Communication

Block

SPI_CS

USB Upstream Port

Hub Repeater

Transaction Translator

TT RAM

Routing Logic

USB Downstream Port 1

USB Downstream Port 2

USB Downstream Port 3

USB Downstream Port 4

USB 2.0

PHY

Port

Status

Port Power

Control

USB 2.0 Port Power

PHY

Control

Port

Status

USB 2.0 Port Power

PHY

Control

Port

Status

USB 2.0 Port Power

PHY

Control

Port

Status

D+ D- PWR#[4]

LED

D+ D- PWR#[3]

LED

D+ D- PWR#[1]

OVR#[1]

LED D+ D- PWR#[2]

LED

OVR#[3]

OVR#[2]

OVR#[4]

Cypress Semiconductor Corporation

Document #: 001-52934 Rev. *C

•

198 Champion Court

•

San Jose, CA 95134-1709

•408-943-2600

Revised February 23, 2011

[+] Feedback

12 3 4 5 6 7...27

中文翻译

下载PDF

与CY7C65631-56LTXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C65631-56LTXIT	INFINEON	获取价格	4-port single-TT for ultralow powered application, 56-pin QFN, Tape and reel, I-grade
CY7C65632	CYPRESS	获取价格	HX2VL Very Low Power USB 2.0 Hub Controller Up to four downstream ports support
CY7C65632_12	CYPRESS	获取价格	HX2VLâ¢ Very Low Power USB 2.0 Hub Controlle
CY7C65632-28LTXC	INFINEON	获取价格	4 port Single-TT hub (configurable with GPIOs and EEPROM) with 28-pin QFP Bulk, C-grade
CY7C65632-28LTXC	CYPRESS	获取价格	HX2VL Very Low Power USB 2.0 Hub Controller Up to four downstream ports support
CY7C65632-28LTXCT	CYPRESS	获取价格	HX2VLâ¢ Very Low Power USB 2.0 Hub Controlle
CY7C65632-28LTXCT	INFINEON	获取价格	4 port Single-TT hub (configurable with GPIOs and EEPROM) with 28-pin QFP tape and reel, C
CY7C65632-48AXC	CYPRESS	获取价格	HX2VL Very Low Power USB 2.0 Hub Controller Up to four downstream ports support
CY7C65632-48AXC	INFINEON	获取价格	4 port Single-TT hub (configurable with GPIOs, LED indicator and EEPROM) with 48-pin TQFP
CY7C65632-48AXCT	CYPRESS	获取价格	HX2VLâ¢ Very Low Power USB 2.0 Hub Controlle

与CY7C65631-56LTXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C65631-56LTXI

CY7C65631-56LTXI 数据手册

与CY7C65631-56LTXI相关器件

与CY7C65631-56LTXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C65631-56LTXI

CY7C65631-56LTXI 数据手册

与CY7C65631-56LTXI相关器件

与CY7C65631-56LTXI相关文章

您还可以找

您在本页遇到什么问题？