5秒后页面跳转
CY7C466A-10JC PDF预览

CY7C466A-10JC

更新时间: 2024-11-10 22:19:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 先进先出芯片
页数 文件大小 规格书
15页 253K
描述
Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs

CY7C466A-10JC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFJ
包装说明:QCCJ, LDCC32,.5X.6针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.84
最长访问时间:10 ns其他特性:RETRANSMIT
最大时钟频率 (fCLK):50 MHz周期时间:20 ns
JESD-30 代码:R-PQCC-J32JESD-609代码:e0
长度:13.97 mm内存密度:589824 bit
内存集成电路类型:OTHER FIFO内存宽度:9
功能数量:1端子数量:32
字数:65536 words字数代码:64000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64KX9
输出特性:3-STATE可输出:NO
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC32,.5X.6封装形状:RECTANGULAR
封装形式:CHIP CARRIER并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified座面最大高度:3.55 mm
最大待机电流:0.008 A子类别:FIFOs
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:11.43 mm
Base Number Matches:1

CY7C466A-10JC 数据手册

 浏览型号CY7C466A-10JC的Datasheet PDF文件第2页浏览型号CY7C466A-10JC的Datasheet PDF文件第3页浏览型号CY7C466A-10JC的Datasheet PDF文件第4页浏览型号CY7C466A-10JC的Datasheet PDF文件第5页浏览型号CY7C466A-10JC的Datasheet PDF文件第6页浏览型号CY7C466A-10JC的Datasheet PDF文件第7页 
60A  
CY7C460A/CY7C462A  
CY7C464A/CY7C466A  
Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs  
Features  
Functional Description  
• High-speed, low-power, first-in first-out (FIFO)  
memories  
• 8K x 9 FIFO (CY7C460A)  
• 16K x 9 FIFO (CY7C462A)  
• 32K x 9 FIFO (CY7C464A)  
• 64K x 9 FIFO (CY7C466A)  
• 10-ns access times, 20-ns read/write cycle times  
• High-speed 50-MHz read/write independent of  
depth/width  
• Low operating power  
— ICC= 60 mA  
The CY7C460A, CY7C462A, CY7C464A, and CY7C466A are  
respectively, 8K, 16K, 32K, and 64K words by 9-bit wide first-in  
first-out (FIFO) memories. Each FIFO memory is organized  
such that the data is read in the same sequential order that it  
was written. Full and Empty flags are provided to prevent over-  
run and underrun. Three additional pins are also provided to  
facilitate unlimited expansion in width, depth, or both. The  
depth expansion technique steers the control signals from one  
device to another by passing tokens.  
The read and write operations may be asynchronous; each  
can occur at a rate of up to 50 MHz. The write operation occurs  
when the Write (W) signal is LOW. Read occurs when Read  
(R) goes LOW. The nine data outputs go to the high-imped-  
ance state when R is HIGH.  
— ISB =8 mA  
• Asynchronous read/write  
• Empty and Full flags  
• Half Full flag (in standalone mode)  
• Retransmit (in standalone mode)  
• TTL-compatible  
A Half Full (HF) output flag is provided that is valid in the stan-  
dalone (single device) and width expansion configurations. In  
the depth expansion configuration, this pin provides the ex-  
pansion out (XO) information that is used to tell the next FIFO  
that it will be activated.  
• Width and Depth Expansion Capability  
5V ± 10% supply  
PLCC, LCC, 300-mil and 600-mil DIP packaging  
Three-state outputs  
Pin compatible density upgrade to CY7C42X/46X family  
Pin compatible and functionally equivalent to IDT7205,  
IDT7206, IDT7207, IDT7208  
In the standalone and width expansion configurations, a LOW  
on the Retransmit (RT) input causes the FIFOs to retransmit  
the data. Read Enable (R) and Write Enable (W) must both be  
HIGH during a retransmit cycle, and then R is used to access  
the data.  
The CY7C460A, CY7C462A, CY7C464A, and CY7C466A are  
fabricated using Cypresss advanced 0.5µ RAM3 CMOS tech-  
nology. Input ESD protection is greater than 2000V and  
latch-up is prevented by careful layout and the use of guard  
rings.  
Pin Configurations  
LogicBlockDiagram  
DATAINPUTS  
DIP  
Top View  
(D D  
)
PLCC/LCC  
Top View  
0
8
1
28  
V
CC  
W
2
3
4
27  
26  
D
D
4
WRITE  
CONTROL  
8
4
3
2
1
32 31 30  
29  
W
D
2
D
D
5
6
7
6
D
D
5
3
DUAL PORT  
RAM ARRAY  
8K x 9  
16K x 9  
32K x 9  
64K x 9  
D
D
28  
27  
7
1
D
25  
24  
23  
22  
21  
D
6
2
WRITE  
POINTER  
READ  
POINTER  
NC  
0
5
D
D
1
7
7C460A  
7C462A  
7C464A  
7C466A  
7C460A  
7C462A  
7C464A  
7C466A  
XI  
FL/RT  
MR  
8
9
26  
25  
24  
23  
6
D
FL/RT  
MR  
EF  
0
FF  
7
XI  
FF  
Q
0
EF  
10  
11  
8
Q
1
XO/HF  
Q
9
20  
19  
18  
17  
16  
15  
0
XO/HF  
THREE–  
NC  
Q
7
6
12  
13  
22  
21  
10  
11  
12  
13  
Q
1
Q
STATE  
7
Q
2
Q
BUFFERS  
Q
6
Q
2
14 15 16 17 18 19 20  
Q
3
Q
8
Q
5
DATAOUTPUTS  
Q
4
(Q -Q  
0
)
8
14  
R
GND  
MR  
FL/RT  
RESET  
LOGIC  
C46XA2  
READ  
CONTROL  
R
C46XA3  
FLAG  
LOGIC  
EF  
FF  
EXPANSION  
LOGIC  
XI  
XO/HF  
C46XA1  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-06011 Rev. *A  
Revised December 26, 2002  

CY7C466A-10JC 替代型号

型号 品牌 替代类型 描述 数据表
CY7C4281V-10JXC CYPRESS

类似代替

16K/32K/64K/128K x 9 Low-Voltage Deep Sync⑩ F

与CY7C466A-10JC相关器件

型号 品牌 获取价格 描述 数据表
CY7C466A-10JCT CYPRESS

获取价格

FIFO, 64KX9, 10ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C466A-10JI CYPRESS

获取价格

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C466A-10JIR CYPRESS

获取价格

FIFO, 64KX9, 10ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C466A-10JIT CYPRESS

获取价格

FIFO, 64KX9, 10ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C466A-10PC CYPRESS

获取价格

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C466A-10PTC CYPRESS

获取价格

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C466A-15JC CYPRESS

获取价格

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs
CY7C466A-15JCR CYPRESS

获取价格

FIFO, 64KX9, 15ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C466A-15JIR CYPRESS

获取价格

FIFO, 64KX9, 15ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C466A-15LMB CYPRESS

获取价格

Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs