CY7C43643V
CY7C43663V/CY7C43683V
PRELIMINARY
To program the X and Y registers from Port A, perform a Mas-
ter Reset on both FIFOs simultaneously with SPM HIGH and
FS0 and FS1 LOW during the LOW-to-HIGH transition of
MRS1, MRS2. After this reset is complete, the first four writes
to the FIFO do not store data in RAM but load the offset regis-
ters in the order Y and X. The Port A data inputs used by the
The set-up and hold time constraints to the port clocks for the
port Chip Selects and Write/read selects are only for enabling
write and read operations and are not related to high-imped-
ance control of the data outputs. If a port enable is LOW during
a clock cycle, the port’s Chip Select and Write/Read select
may change states during the set-up and hold time window of
the cycle.
offset registers are (A ), (A ), (A ), (A
), or (A
),for
7–0
8–0
9–0
11–0
13–0
the CY7C436X3V, respectively. The highest numbered input is
used as the most significant bit of the binary number in each
case. Valid programming values for the registers range from 1
to 1012 for the CY7C43643V; 1 to 4092 for the CY7C43663V;
1 to 16380 for the CY7C43683V. After all the offset registers
are programmed from Port A, the Port B Full/Input Ready
(FF/IR) is set HIGH and both FIFOs begin normal operation.
When operating the FIFO in FWFT Mode and the Output
Ready flag is LOW, the next word written is automatically sent
to the FIFO’s output register by the LOW-to-HIGH transition of
the port clock that sets the Output Ready flag HIGH, data re-
siding in the FIFO’s memory array is clocked to the output reg-
ister only when a read is selected using the port’s Chip Select,
Write/Read select, Enable, and Mailbox select.
To program the X and Y registers serially, initiate a Master
Reset with SPM LOW, FS0/SD LOW and FS1/SEN HIGH dur-
ing the LOW-to-HIGH transition of MRS1, MRS2. After this
reset is complete, the X and Y register values are loaded
bit-wise through the FS0/SD input on each LOW-to-HIGH tran-
sition of CLKA that the FS1/SEN input is LOW. Thirty-two, thir-
ty-six, forty, forty-eight, or fifty-six bit writes are needed to com-
plete the programming for the CY7C436X3V, respectively. The
four registers are written in the order Y then finally X. The
first-bit write stores the most significant bit of the Y register and
the last-bit write stores the least significant bit of the X register.
Each register value can be programmed from 1 to 1020
(CY7C43643V), 1 to 4092 (CY7C43663V), or 1 to 16380
(CY7C43683V).
When operating the FIFO in CY Standard Mode, regardless of
whether the Empty Flag is LOW or HIGH, data residing in the
FIFO’s memory array is clocked to the output register only
when a read is selected using the port’s Chip Select,
Write/Read select, Enable, and Mailbox select.
Synchronized FIFO Flags
Each FIFO is synchronized to its port clock through at least
two flip-flop stages. This is done to improve flag-signal reliabil-
ity by reducing the probability of the metastable events when
CLKA and CLKB operate asynchronously to one another.
EF/OR and AE are synchronized to CLKA. FF/IR and AF are
synchronized to CLKB. Table 4 shows the relationship of each
port flag to the FIFO.
When the option to program the offset registers serially is cho-
sen, the Port A Full/Input Ready (FF/IR) flag remains LOW
until all register bits are written. FF/IR is set HIGH by the
LOW-to-HIGH transition of CLKA after the last bit is loaded to
allow normal FIFO operation. The Port B Full/Input ready
(FF/IR) flag also remains LOW throughout the serial program-
ming process, until all register bits are written.
Empty/Output Ready Flags (EF/OR)
These are dual purpose flags. In the FWFT Mode, the Output
Ready (OR) function is selected. When the Output Ready flag
is HIGH, new data is present in the FIFO output register. When
the Output Ready flag is LOW, the previous data word is
present in the FIFO output register and attempted FIFO reads
are ignored.
SPM, FS0/SD, and FS1/SEN function the same way in both
CY Standard and FWFT modes.
In the CY Standard Mode, the Empty Flag (EF) function is
selected. When the Empty Flag is HIGH, data is available in
the FIFO’s RAM memory for reading to the output register.
When Empty Flag is LOW, the previous data word is present
in the FIFO output register and attempted FIFO reads are ig-
nored.
FIFO Write/Read Operation
The state of the Port A data (A
) lines is controlled by Port
0–35
A Chip Select (CSA) and Port A Write/Read Select (W/RA).
The A lines are in the high-impedance state when either
0–35
CSA or W/RA is HIGH. The A
lines are active outputs
0–35
The Empty/Output Ready flag of a FIFO is synchronized to the
port clock that reads data from its array. For both the FWFT
and CY Standard modes, the FIFO read pointer is increment-
ed each time a new word is clocked to its output register. The
state machine that controls an Output Ready flag monitors a
write pointer and read pointer comparator that indicates when
the FIFO SRAM status is empty, empty+1, or empty+2.
when both CSA and W/RA are LOW.
Data is loaded into the FIFO from the A
inputs on a
0–35
LOW-to-HIGH transition of CLKA when CSA is LOW, W/RA is
HIGH, ENA is HIGH, MBA is LOW, and FF/IR is HIGH. (see
Table 2). FIFO writes on Port A are independent of any con-
current Port B operation.
The Port B control signals are identical to those of Port A with
the exception that the Port B Write/Read select (W/RB) is the
inverse of the Port A Write/Read select (W/RA). The state of
In FWFT Mode, from the time a word is written to a FIFO, it can
be shifted to the FIFO output register in a minimum of three
cycles of the Output Ready flag synchronizing clock. There-
fore, an Output Ready flag is LOW if a word in memory is the
next data to be sent to the FIFO output register and three cy-
cles have not elapsed since the time the word was written. The
Output Ready flag of the FIFO remains LOW until the third
LOW-to-HIGH transition of the synchronizing clock occurs, si-
multaneously forcing the Output Ready flag HIGH and shifting
the word to the FIFO output register.
the Port B data (B
) lines is controlled by the Port B Chip
0–35
Select (CSB) and Port B Write/Read select (W/RB). The B
0–35
lines are in the high-impedance state when either CSB is
HIGH or W/RB is LOW. The B lines are active outputs
0–35
when CSB is LOW and W/RB is HIGH.
Data is read from the FIFO to the B
outputs by a
0–35
LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is
HIGH, ENB is HIGH, MBB is LOW, and EF/OR is HIGH (see
Table 3). FIFO reads and writes on Port B are independent of
any concurrent Port A operation.
In the CY Standard Mode, from the time a word is written to a
FIFO, the Empty Flag will indicate the presence of data avail-
able for reading in a minimum of two cycles of the Empty Flag
21
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
