Datasheet > 存储 > FIFO> CY7C4255-10AXC

CY7C4255-10AXC

更新时间： 2024-11-18 05:09:43

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路先进先出芯片时钟
页数	文件大小	规格书
22页	542K
描述
8K/16K x 18 Deep Sync FIFOs

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C4255-10AXC 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-64
针数：	64	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.32.00.71
风险等级：	5.77	最长访问时间：	8 ns
其他特性：	RETRANSMIT	最大时钟频率 (fCLK)：	100 MHz
周期时间：	10 ns	JESD-30 代码：	S-PQFP-G64
JESD-609代码：	e4	长度：	14 mm
内存密度：	147456 bit	内存集成电路类型：	OTHER FIFO
内存宽度：	18	湿度敏感等级：	3
功能数量：	1	端子数量：	64
字数：	8192 words	字数代码：	8000
工作模式：	SYNCHRONOUS	最高工作温度：	70 °C
最低工作温度：		组织：	8KX18
可输出：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装等效代码：	QFP64,.63SQ,32
封装形状：	SQUARE	封装形式：	FLATPACK, LOW PROFILE
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	260
电源：	5 V	认证状态：	Not Qualified
座面最大高度：	1.6 mm	最大待机电流：	0.01 A
子类别：	FIFOs	最大压摆率：	0.045 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	GULL WING
端子节距：	0.8 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	20	宽度：	14 mm
Base Number Matches：	1

CY7C4255-10AXC 数据手册

CY7C4255

CY7C4265

8K/16K x 18 Deep Sync FIFOs

• Pb-Free Packages Available

Features

Functional Description

• High-speed, low-power, first-in first-out (FIFO)

memories

The CY7C4255/65 are high-speed, low-power, first-in first-out

(FIFO) memories with clocked read and write interfaces. All

are 18 bits wide and are pin/functionally compatible to the

CY7C42X5 Synchronous FIFO family. The CY7C4255/65 can

be cascaded to increase FIFO depth. Programmable features

include Almost Full/Almost Empty flags. These FIFOs provide

solutions for a wide variety of data buffering needs, including

high-speed data acquisition, multiprocessor interfaces, and commu-

nications buffering.

• 8K x 18 (CY7C4255)

• 16K x 18 (CY7C4265)

• 0.5 micron CMOS for optimum speed/power

• High-speed 100-MHz operation (10-ns read/write cycle

times)

• Low power — I_CC= 45 mA

• Fully asynchronous and simultaneous read and write

operation

These FIFOs have 18-bit input and output ports that are

controlled by separate clock and enable signals. The input port

is controlled by a Free-Running Clock (WCLK) and a Write

Enable pin (WEN). When WEN is asserted, data is written into the

FIFO on the rising edge of the WCLK signal. While WEN is held

active, data is continually written into the FIFO on each cycle. The

output port is controlled in a similar manner by a free-running Read

Clock (RCLK) and a Read Enable pin (REN). In addition, the

CY7C4255/65 have an Output Enable pin (OE). The read and write

clocks may be tied together for single-clock operation or the two

clocks may be run independently for asynchronous read/write appli-

cations. Clock frequencies up to 100 MHz are achievable.

• Empty, Full, HalfFull, andprogrammableAlmostEmpty

and Almost Full status flags

• TTL compatible

• Retransmit function

• Output Enable (OE) pins

• Independent read and write enable pins

• Center power and ground pins for reduced noise

• Supports free-running 50% duty cycle clock inputs

• Width Expansion Capability

Retransmit and Synchronous Almost Full/Almost Empty flag

features are available on these devices.

• Depth Expansion Capability

Depth expansion is possible using the Cascade Input (WXI,

RXI), Cascade Output (WXO, RXO), and First Load (FL) pins. The

WXO and RXO pins are connected to the WXI and RXI pins of the

next device, and the WXO and RXO pins of the last device should be

connected to the WXI and RXI pins of the first device. The FL pin of

the first device is tied to V_SSand the FL pin of all the remaining

• 64-pin TQFP and 64-pin STQFP

• Pin-compatible density upgrade to CY7C42X5 family

• Pin-compatible density upgrade to

IDT72205/15/25/35/45

devices should be tied to V_CC

0–17

Logic Block Diagram

INPUT

WCLK

WEN

FLAG

PROGRAM

WRITE

CONTROL

FLAG

LOGIC

RAM

PAE

PAF

ARRAY

8K x 18

16K x 18

SMODE

WRITE

READ

POINTER

RESET

LOGIC

FL/RT

THREE–STATE

OUTPUTREGISTER

READ

CONTROL

WXI

WXO/HF

RXI

EXPANSION

LOGIC

RXO

0–17

RCLK

REN

Cypress Semiconductor Corporation

Document #: 38-06004 Rev. *C

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised August 2, 2005

12 3 4 5 6 7...22

中文翻译

下载PDF

与CY7C4255-10AXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C4255-10AXCT	CYPRESS	获取价格	FIFO, 8KX18, 8ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTI
CY7C4255-10JCT	CYPRESS	获取价格	FIFO, 8KX18, 8ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
CY7C4255-15	CYPRESS	获取价格	8K/16K x 18 Deep Sync FIFOs
CY7C4255-15AC	CYPRESS	获取价格	8K/16K x 18 Deep Sync FIFOs
CY7C4255-15AI	CYPRESS	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-64
CY7C4255-15ASC	CYPRESS	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, STQFP-6
CY7C4255-15AXC	CYPRESS	获取价格	8K/16K x 18 Deep Sync FIFOs
CY7C4255-15JC	CYPRESS	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
CY7C4255-15JI	CYPRESS	获取价格	FIFO, 8KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
CY7C4255-15JIR	CYPRESS	获取价格	FIFO, 8KX18, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

与CY7C4255-10AXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4255-10AXC

CY7C4255-10AXC 技术参数

CY7C4255-10AXC 数据手册

与CY7C4255-10AXC相关器件

与CY7C4255-10AXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4255-10AXC

CY7C4255-10AXC 技术参数

CY7C4255-10AXC 数据手册

与CY7C4255-10AXC相关器件

与CY7C4255-10AXC相关文章

您还可以找

您在本页遇到什么问题？