5秒后页面跳转
CY7C2263XV18-600BZXC PDF预览

CY7C2263XV18-600BZXC

更新时间: 2024-03-03 10:11:00
品牌 Logo 应用领域
英飞凌 - INFINEON 静态存储器
页数 文件大小 规格书
30页 1291K
描述
Synchronous SRAM

CY7C2263XV18-600BZXC 数据手册

 浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第1页浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第2页浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第3页浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第5页浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第6页浏览型号CY7C2263XV18-600BZXC的Datasheet PDF文件第7页 
CY7C2263XV18  
CY7C2265XV18  
Contents  
Pin Configurations ...........................................................4  
Pin Definitions ..................................................................5  
Functional Overview ........................................................6  
Read Operations .........................................................6  
Write Operations .........................................................7  
Byte Write Operations .................................................7  
Concurrent Transactions .............................................7  
Depth Expansion .........................................................7  
Programmable Impedance ..........................................7  
Echo Clocks ................................................................7  
Valid Data Indicator (QVLD) ........................................7  
On-Die Termination (ODT) ..........................................7  
PLL ..............................................................................7  
Application Example ........................................................8  
Truth Table ........................................................................9  
Write Cycle Descriptions .................................................9  
Write Cycle Descriptions ...............................................10  
IEEE 1149.1 Serial Boundary Scan (JTAG) ..................11  
Disabling the JTAG Feature ......................................11  
Test Access Port .......................................................11  
Performing a TAP Reset ...........................................11  
TAP Registers ...........................................................11  
TAP Instruction Set ...................................................11  
TAP Controller State Diagram .......................................13  
TAP Controller Block Diagram ......................................14  
TAP Electrical Characteristics ......................................14  
TAP AC Switching Characteristics ...............................15  
TAP Timing and Test Conditions ..................................16  
Identification Register Definitions ................................17  
Scan Register Sizes .......................................................17  
Instruction Codes ...........................................................17  
Boundary Scan Order ....................................................18  
Power Up Sequence in QDR II+ Xtreme SRAM ............19  
Power Up Sequence .................................................19  
PLL Constraints .........................................................19  
Maximum Ratings ...........................................................20  
Operating Range .............................................................20  
Neutron Soft Error Immunity .........................................20  
Electrical Characteristics ...............................................20  
DC Electrical Characteristics .....................................20  
AC Electrical Characteristics .....................................21  
Capacitance ....................................................................21  
Thermal Resistance ........................................................21  
AC Test Loads and Waveforms .....................................22  
Switching Characteristics ..............................................23  
Switching Waveforms ....................................................24  
Read/Write/Deselect Sequence ................................24  
Ordering Information ......................................................25  
Ordering Code Definitions .........................................25  
Package Diagram ............................................................26  
Acronyms ........................................................................27  
Document Conventions .................................................27  
Units of Measure .......................................................27  
Document History Page .................................................28  
Sales, Solutions, and Legal Information ......................29  
Worldwide Sales and Design Support .......................29  
Products ....................................................................29  
PSoC® Solutions ......................................................29  
Cypress Developer Community .................................29  
Technical Support .....................................................29  
Document Number: 001-70331 Rev. *F  
Page 3 of 29  

与CY7C2263XV18-600BZXC相关器件

型号 品牌 描述 获取价格 数据表
CY7C2263XV18-633BZXC INFINEON Synchronous SRAM

获取价格

CY7C2264XV18 CYPRESS 36-Mbit QDR® II Xtreme SRAM Two-Word Burst A

获取价格

CY7C2264XV18-450BZXC INFINEON Synchronous SRAM

获取价格

CY7C2265KV18 CYPRESS 36-Mbit QDR® II SRAM Four-Word Burst Archite

获取价格

CY7C2265KV18-400BZXI CYPRESS 36-Mbit QDR® II SRAM Four-Word Burst Archite

获取价格

CY7C2265KV18-450BZC CYPRESS 36-Mbit QDR® II SRAM Four-Word Burst Archite

获取价格