5秒后页面跳转
CY7C199N_11 PDF预览

CY7C199N_11

更新时间: 2024-11-25 09:45:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
14页 414K
描述
32 K × 8 Static RAM Automatic power-down when deselected

CY7C199N_11 数据手册

 浏览型号CY7C199N_11的Datasheet PDF文件第2页浏览型号CY7C199N_11的Datasheet PDF文件第3页浏览型号CY7C199N_11的Datasheet PDF文件第4页浏览型号CY7C199N_11的Datasheet PDF文件第5页浏览型号CY7C199N_11的Datasheet PDF文件第6页浏览型号CY7C199N_11的Datasheet PDF文件第7页 
CY7C199N  
32 K × 8 Static RAM  
32  
K × 8 Static RAM  
Features  
Functional Description  
High speed  
15 ns  
The CY7C199N is a high-performance CMOS static RAM  
organized as 32,768 words by 8 bits. Easy memory expansion is  
provided by an active LOW Chip Enable (CE) and active LOW  
Output Enable (OE) and three-state drivers. This device has an  
automatic power-down feature, reducing the power consumption  
by 81% when deselected. The CY7C199NN is in the standard  
300-mil-wide DIP, SOJ, and LCC packages.  
Fast tDOE  
CMOS for optimum speed/power  
Low active power  
550 mW (max, 15 ns “L” version)  
An active LOW Write Enable signal (WE) controls the  
writing/reading operation of the memory. When CE and WE  
inputs are both LOW, data on the eight data input/output pins  
(I/O0 through I/O7) is written into the memory location addressed  
by the address present on the address pins (A0 through A14).  
Reading the device is accomplished by selecting the device and  
enabling the outputs, CE and OE active LOW, while WE remains  
inactive or HIGH. Under these conditions, the contents of the  
location addressed by the information on address pins are  
present on the eight data input/output pins.  
Low standby power  
0.275 mW (max, “L” version)  
2 V data retention (“L” version only)  
Easy memory expansion with CE and OE features  
TTL-compatible inputs and outputs  
Automatic power-down when deselected  
The input/output pins remain in a high-impedance state unless  
the chip is selected, outputs are enabled, and Write Enable (WE)  
is HIGH. A die coat is used to improve alpha immunity.  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
1
2
INPUT BUFFER  
A
0
A
1
A
2
A
3
A
4
3
4
5
1024 x 32 x 8  
ARRAY  
A
5
A
6
A
7
A
8
A
9
CE  
WE  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
I/O  
OE  
Cypress Semiconductor Corporation  
Document #: 001-06493 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised April 29, 2011  
[+] Feedback  

与CY7C199N_11相关器件

型号 品牌 获取价格 描述 数据表
CY7C199N-12ZXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-15ZXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-20PXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-20ZXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-20ZXCT CYPRESS

获取价格

Standard SRAM, 32KX8, 20ns, CMOS, PDSO28, 8 X 13.40 MM, LEAD FREE, TSOP1-28
CY7C199N-25PXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-35PXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199N-55PXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199NL-15ZXC CYPRESS

获取价格

32K x 8 Static RAM
CY7C199NL-15ZXCT CYPRESS

获取价格

Standard SRAM, 32KX8, 15ns, CMOS, PDSO28,