Datasheet > CY7C1512KV18-333BZXC

CY7C1512KV18-333BZXC

更新时间： 2024-03-03 10:08:40

品牌	Logo	应用领域
英飞凌 - INFINEON		静态存储器
页数	文件大小	规格书
35页	911K
描述
Synchronous SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1512KV18-333BZXC 数据手册

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第2页

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第3页

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第4页

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第5页

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第6页

浏览型号CY7C1512KV18-333BZXC的Datasheet PDF文件第7页

CY7C1525KV18

CY7C1512KV18

CY7C1514KV18

72-Mbit QDR^®II SRAM Two-Word

Burst Architecture

72-Mbit QDR^®II SRAM Two-Word Burst Architecture

Features

Configurations

■ Separate independent read and write data ports

❐ Supports concurrent transactions

CY7C1525KV18 – 8M × 9

CY7C1512KV18 – 4M × 18

CY7C1514KV18 – 2M × 36

■ 350 MHz clock for high bandwidth

■ Two-word burst on all accesses

Functional Description

■ Double data rate (DDR) interfaces on both read and write ports

(data transferred at 700 MHz) at 350 MHz

The CY7C1525KV18, CY7C1512KV18, and CY7C1514KV18

are 1.8 V synchronous pipelined SRAMs, equipped with QDR II

architecture. QDR II architecture consists of two separate ports:

the read port and the write port to access the memory array. The

read port has dedicated data outputs to support read operations

and the write port has dedicated data inputs to support write

operations. QDR II architecture has separate data inputs and

data outputs to completely eliminate the need to “turnaround” the

data bus that exists with common I/O devices. Access to each

port is through a common address bus. Addresses for read and

write addresses are latched on alternate rising edges of the input

(K) clock. Accesses to the QDR II read and write ports are

completely independent of one another. To maximize data

throughput, both read and write ports are equipped with DDR

interfaces. Each address location is associated with 9-bit words

(CY7C1525KV18), 18-bit words (CY7C1512KV18), or 36-bit

words (CY7C1514KV18) that burst sequentially into or out of the

device. Because data can be transferred into and out of the

device on every rising edge of both input clocks (K and K and C

and C), memory bandwidth is maximized while simplifying

system design by eliminating bus turnarounds.

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Two input clocks for output data (C and C) to minimize clock

skew and flight time mismatches

■ Echo clocks (CQ and CQ) simplify data capture in high speed

systems

■ Single multiplexed address input bus latches address inputs

for both read and write ports

■ Separate port selects for depth expansion

■ Synchronous internally self-timed writes

■ QDR^®II operates with 1.5 cycle read latency when DOFF is

asserted HIGH

■ OperatessimilartoQDRIdevicewith1cyclereadlatencywhen

DOFF is asserted LOW

■ Available in × 9, × 18, and × 36 configurations

■ Full data coherency, providing most current data

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

■ Core V_DD= 1.8 V (±0.1 V); I/O V_DDQ= 1.4 V to V_DD

❐ Supports both 1.5 V and 1.8 V I/O supply

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

■ Available in 165-ball fine pitch ball grid array (FBGA) package

(13 × 15 × 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ Variable drive HSTL output buffers

For a complete list of related documentation, click here.

■ JTAG 1149.1 compatible test access port

■ Phase Locked Loop (PLL) for Accurate Data Placement

Selection Guide

Description

Maximum operating frequency

Maximum operating current

350 MHz

350

333 MHz

333

300 MHz

300

250 MHz Unit

250

640

650

790

MHz

× 9 Not Offered

790

730

× 18

840

810

750

× 36 Not Offered

990

910

Cypress Semiconductor Corporation

Document Number: 001-00436 Rev. *V

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised January 19, 2018

12 3 4 5 6 7...35

中文翻译

下载PDF

与CY7C1512KV18-333BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1512KV18-333BZXI	CYPRESS	获取价格	72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1512KV18-350BZC	CYPRESS	获取价格	72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses
CY7C1512V18	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-167BZC	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-167BZI	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-167BZXC	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-167BZXI	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-167BZXIT	CYPRESS	获取价格	Standard SRAM, 4MX18, 0.5ns, CMOS, PBGA165
CY7C1512V18-200BZC	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1512V18-200BZI	CYPRESS	获取价格	72-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur

与CY7C1512KV18-333BZXC相关文章

一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

38
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

36
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

36
解读MAX3238ECPW：一款多通道RS-232线驱动/接收器
2024-07-30

43

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1512KV18-333BZXC

CY7C1512KV18-333BZXC 数据手册

与CY7C1512KV18-333BZXC相关器件

与CY7C1512KV18-333BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1512KV18-333BZXC

CY7C1512KV18-333BZXC 数据手册

与CY7C1512KV18-333BZXC相关器件

与CY7C1512KV18-333BZXC相关文章

您还可以找

您在本页遇到什么问题？