Datasheet > CY7C1412BV18

CY7C1412BV18

更新时间： 2024-11-30 05:19:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
26页	1096K
描述
36-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1412BV18 数据手册

CY7C1410BV18

CY7C1425BV18

CY7C1412BV18

CY7C1414BV18

PRELIMINARY

36-Mbit QDR-II™ SRAM 2-Word Burst

Architecture

Features

Functional Description

• Separate Independent Read and Write data ports

— Supports concurrent transactions

• 250-MHz clock for high bandwidth

• 2-Word Burst on all accesses

• Double Data Rate (DDR) interfaces on both Read and

Write ports (data transferred at 500 MHz) @ 250 MHz

• Two input clocks (K and K) for precise DDR timing

— SRAM uses rising edges only

The CY7C1410BV18, CY7C1425BV18, CY7C1412BV18 and

CY7C1414BV18 are 1.8V Synchronous Pipelined SRAMs,

equipped with QDR™-II architecture. QDR-II architecture

consists of two separate ports to access the memory array.

The Read port has dedicated Data Outputs to support Read

operations and the Write Port has dedicated Data Inputs to

support Write operations. QDR-II architecture has separate

data inputs and data outputs to completely eliminate the need

to “turn-around” the data bus required with common I/O

devices. Access to each port is accomplished through a

common address bus. The Read address is latched on the

rising edge of the K clock and the Write address is latched on

the rising edge of the K clock. Accesses to the QDR-II Read

and Write ports are completely independent of one another. In

order to maximize data throughput, both Read and Write ports

are equipped with Double Data Rate (DDR) interfaces. Each

address location is associated with two 8-bit words

(CY7C1410BV18) or 9-bit words (CY7C1425BV18) or 18-bit

words (CY7C1412BV18) or 36-bit words (CY7C1414BV18)

that burst sequentially into or out of the device. Since data can

be transferred into and out of the device on every rising edge

of both input clocks (K and K and C and C), memory bandwidth

is maximized while simplifying system design by eliminating

bus “turn-arounds.”

• Two input clocks for output data (C and C) to minimize

clock-skew and flight-time mismatches

• Echo clocks (CQ and CQ) simplify data capture in

high-speed systems

• Single multiplexed address input bus latches address

inputs for both Read and Write ports

• Separate Port Selects for depth expansion

• Synchronous internally self-timed writes

• QDR-II operates with 1.5 cycle read latency when DLL

is enabled

• Operates like a QDR I device with 1 cycle read latency

in DLL off mode

Depth expansion is accomplished with Port Selects for each

port. Port selects allow each port to operate independently.

• Available in x8, x9, x18, and x36 configurations

• Full data coherency, providing most current data

• Core V_DD= 1.8V (±0.1V); I/O V_DDQ= 1.4V to V_DD

• Available in 165-ball FBGA package (15 x 17 x 1.4 mm)

• Offered in both lead-free and non lead-free packages

• Variable drive HSTL output buffers

All synchronous inputs pass through input registers controlled

by the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

• JTAG 1149.1 compatible test access port

• Delay Lock Loop (DLL) for accurate data placement

Configurations

CY7C1410BV18 – 4M x 8

CY7C1425BV18 – 4M x 9

CY7C1412BV18 – 2M x 18

CY7C1414BV18 – 1M x 36

Selection Guide

250 MHz

200 MHz

200

167 MHz

167

Unit

MHz

Maximum Operating Frequency

Maximum Operating Current

250

1065

870

740

Cypress Semiconductor Corporation

Document #: 001-07036 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised September 20, 2006

[+] Feedback

12 3 4 5 6 7...26

中文翻译

下载PDF

与CY7C1412BV18相关器件

型号	品牌	获取价格	描述	数据表
CY7C1412BV18-167BZC	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1412BV18-167BZI	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1412BV18-167BZXC	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1412BV18-167BZXI	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1412BV18-167BZXI	ROCHESTER	获取价格	2MX18 QDR SRAM, 0.5ns, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
CY7C1412BV18-200BZC	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1412BV18-200BZI	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1412BV18-200BZXC	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1412BV18-200BZXC	ROCHESTER	获取价格	2MX18 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
CY7C1412BV18-200BZXI	CYPRESS	获取价格	36-Mbit QDR-II SRAM 2-Word Burst Architecture

与CY7C1412BV18相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1412BV18

CY7C1412BV18 数据手册

与CY7C1412BV18相关器件

与CY7C1412BV18相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1412BV18

CY7C1412BV18 数据手册

与CY7C1412BV18相关器件

与CY7C1412BV18相关文章

您还可以找

您在本页遇到什么问题？