Datasheet > CY7C1383BV25-133BGC

CY7C1383BV25-133BGC

更新时间： 2024-09-25 21:19:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
28页	843K
描述
Standard SRAM, 1MX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, FBGA-119

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1383BV25-133BGC 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	14 X 22 MM, 2.40 MM HEIGHT, FBGA-119	针数：	119
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.92
Base Number Matches：	1

CY7C1383BV25-133BGC 数据手册

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第2页

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第3页

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第4页

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第5页

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第6页

浏览型号CY7C1383BV25-133BGC的Datasheet PDF文件第7页

CY7C1381BV25

CY7C1383BV25

PRELIMINARY

512K x 36 / 1 Mb x 18 Flow-Thru SRAM

burst operation. All synchronous inputs are gated by registers

controlled by a positive-edge-triggered Clock Input (CLK). The

synchronous inputs include all addresses, all data inputs, ad-

dress-pipelining Chip Enable (CE), Burst Control Inputs (AD-

Features

• Fast access times: 6.5, 7.5, 8.5 ns

• Fast clock speed: 133, 117, 100 MHz

• Provide high-performance 3-1-1-1 access rate

• Optimal for depth expansion

SC, ADSP, and ADV), Write Enables (BWa, BWb, BWc,

BWd,and BWe), and Global Write (GW).

• 2.5V (+5%) power supply

... Asynchronous inputs include the Output Enable (OE) and

burst Mode Control (MODE). The Data Outputs (Q), enabled

by OE, are also asynchronous.

• Common data inputs and data outputs

• Byte Write Enable and Global Write control

• Chip enable for address pipeline

• Address, data, and control registers

• Internally self-timed Write Cycle

• Burst control pins (interleaved or linear burst

sequence)

• Automatic power-down for portable applications

• High-density, high-speed packages

Addresses and chip enables are registered with either Ad-

dress Status Processor (ADSP) or Address Status Controller

(ADSC) input pins. Subsequent burst addresses can be inter-

nally generated as controlled by the Burst Advance Pin (ADV).

Address, data inputs, and write controls are registered on-chip

to initiate self-timed WRITE cycle. WRITE cycles can be one

to four bytes wide as controlled by the write control inputs.

Individual byte write allows individual byte to be written. BWa

controls DQ1–DQ8 and DQP1. BWb controls DQ9–DQ16 and

DQP2. BWc controls DQ17–DQ24and DQP3. BWd controls

DQ25–DQ32 and DQP4. BWa, BWb BWc, and BWd can be

active only with BWe being LOW. GW being LOW causes all

bytes to be written. WRITE pass-through capability allows writ-

ten data available at the output for the immediately next READ

cycle. This device also incorporates pipelined enable circuit for

easy depth expansion without penalizing system performance.

• JTAG boundary scan for BGA packaging version

Functional Description

The Cypress Synchronous Burst SRAM family employs

high-speed, low power CMOS designs using advanced single

layer polysilicon, three-layer metal technology. Each memory

cell consists of six transistors.

The CY7C1381BV25 and CY7C1383BV25 SRAMs integrate

524,288x36 and 1,048,576x18SRAM cells with advanced syn-

chronous peripheral circuitry and a 2-bit counter for internal

All inputs and outputs of the CY7C1381BV25 and the

CY7C1383BV25 are JEDEC standard JESD8-5 compatible.

Selection Guide

133 MHz

6.5

117 MHz

7.5

100 MHz

8.5

Maximum Access Time (ns)

Maximum Operating Current (mA)

Commercial

200

175

150

Maximum CMOS Standby Current (mA)

Shaded areas contain advance information.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

July 2, 2001

12 3 4 5 6 7...28

中文翻译

下载PDF

与CY7C1383BV25-133BGC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1383BV25-83BGC	CYPRESS	获取价格	Standard SRAM, 1MX18, 10ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
CY7C1383BV25-83BZC	CYPRESS	获取价格	Standard SRAM, 1MX18, 10ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1383BV25-83BZI	CYPRESS	获取价格	Standard SRAM, 1MX18, 10ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1383C	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100AC	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100AI	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BGC	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BGI	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BZC	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C-100BZI	CYPRESS	获取价格	18-Mb (512K x 36/1M x 18) Flow-Through SRAM

与CY7C1383BV25-133BGC相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

6
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

11
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

16

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1383BV25-133BGC

CY7C1383BV25-133BGC 技术参数

CY7C1383BV25-133BGC 数据手册

与CY7C1383BV25-133BGC相关器件

与CY7C1383BV25-133BGC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1383BV25-133BGC

CY7C1383BV25-133BGC 技术参数

CY7C1383BV25-133BGC 数据手册

与CY7C1383BV25-133BGC相关器件

与CY7C1383BV25-133BGC相关文章

您还可以找

您在本页遇到什么问题？