Datasheet > 存储 > SRAM> CY7C1372CV25-250BZI

CY7C1372CV25-250BZI

更新时间： 2024-11-07 22:28:03

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
27页	687K
描述
512K x 36/1M x 18 Pipelined SRAM with NoBL⑩ Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1372CV25-250BZI 数据手册

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第2页

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第3页

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第4页

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第5页

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第6页

浏览型号CY7C1372CV25-250BZI的Datasheet PDF文件第7页

CY7C1370CV25

CY7C1372CV25

512K x 36/1M x 18 Pipelined SRAM

with NoBL™ Architecture

Functional Description

Features

• Pin-compatible and functionally equivalent to ZBT™

• Supports 250-MHz bus operations with zero wait states

The CY7C1370CV25 and CY7C1372CV25 are 2.5V, 512K x

36 and 1M x 18 Synchronous pipelined burst SRAMs with No

Bus Latency™ (NoBL) logic, respectively. They are

designed to support unlimited true back-to-back Read/Write

operations with no wait states. The CY7C1370CV25 and

CY7C1372CV25 are equipped with the advanced (NoBL) logic

required to enable consecutive Read/Write operations with

data being transferred on every clock cycle. This feature

dramatically improves the throughput of data in systems that

require frequent Write/Read transitions. The CY7C1370CV25

and CY7C1372CV25 are pin compatible and functionally

equivalent to ZBT devices.

— Available speed grades are 250, 225, 200 and 167

MHz

• Internally self-timed output buffer control to eliminate

the need to use asynchronous OE

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write capability

• Single 2.5V power supply

• Fast clock-to-output times

— 2.6 ns (for 250-MHz device)

— 2.8 ns (for 225-MHz device)

— 3.0 ns (for 200-MHz device)

— 3.4 ns (for 167-MHz device)

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the Clock Enable (CEN) signal,

which when deasserted suspends operation and extends the

previous clock cycle.

Write operations are controlled by the Byte Write Selects

(BW_a–BW_dfor CY7C1370CV25 and BW_a–BW_bfor

CY7C1372CV25) and a Write Enable (WE) input. All writes are

conducted with on-chip synchronous self-timed write circuitry.

• Available in 100 TQFP, 119 BGA, and 165 fBGA

Three synchronous Chip Enables (CE₁, CE₂, CE₃) and an

asynchronous Output Enable (OE) provide for easy bank

selection and output three-state control. In order to avoid bus

contention, the output drivers are synchronously three-stated

during the data portion of a write sequence.

packages

• IEEE 1149.1 JTAG Boundary Scan

• Burst capability—linear or interleaved burst order

• “ZZ” Sleep Mode option and Stop Clock option

Logic Block Diagram–CY7C1370CV25 (512K x 36)

ADDRESS

A0, A1, A

A1'

A0'

BURST

LOGIC

MODE

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

MEMORY

ARRAY

DQs

DQP

WRITE

DRIVERS

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Document #: 38-05235 Rev. *C

Revised June 03, 2004

12 3 4 5 6 7...27

中文翻译

下载PDF

与CY7C1372CV25-250BZI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1372D	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1372D_12	CYPRESS	获取价格	18-Mbit (512 K Ã 36/1 M Ã 18) Pipelined SRA
CY7C1372D-167AXC	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1372D-167AXCT	CYPRESS	获取价格	ZBT SRAM, 1MX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP
CY7C1372D-167AXI	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1372D-167BGC	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1372D-167BGI	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture
CY7C1372D-167BGXC	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL? Architecture
CY7C1372D-167BGXI	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL? Architecture
CY7C1372D-167BZC	CYPRESS	获取价格	18-Mbit (512K X 36/1M X 18) Pipelined SRAM with NoBL Architecture

与CY7C1372CV25-250BZI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

19
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

17
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

39
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1372CV25-250BZI

CY7C1372CV25-250BZI 数据手册

与CY7C1372CV25-250BZI相关器件

与CY7C1372CV25-250BZI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1372CV25-250BZI

CY7C1372CV25-250BZI 数据手册

与CY7C1372CV25-250BZI相关器件

与CY7C1372CV25-250BZI相关文章

您还可以找

您在本页遇到什么问题？