Datasheet > CY7C1325A-100AC

CY7C1325A-100AC

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
16页	281K
描述
Standard SRAM, 256KX18, 8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1325A-100AC 数据手册

CY7C1325A/GVT71256E18

Pin Configurations (continued)

119-Ball Bump BGA

256Kx18—CY7C1325A/GVT71256E18

Top View

ADSP

ADSC

V_CC

A16

CE2

A15

DQ”P1

V_CCQ

CE2

A12

V_SS

DQ9

V_SS

BWH

V_SS

DQ10

DQ8

V_CCQ

DQ6

V_CCQ

DQ7

DQ11

ADV

V_CC

CLK

DQ12

V_CCQ

DQ5

V_CC

DQ13

V_CCQ

DQ4

V_SS

MODE

A11

V_SS

BWL

V_SS

DQ14

V_CCQ

DQ18

DQ3

DQ15

BWE

V_CCQ

DQ2

DQP2

DQ1

V_CC

A13

A17

A10

A14

V_CCQ

Pin Descriptions

Name

BGA Pins

QFP Pins

Type

Input-

Description

Addresses: These inputs are registered and must meet the set-up

4P, 4N, 2A, 3A, 37, 36, 35, 34, A0–A17

5A, 6A, 3B, 5B, 33, 32, 100, 99,

2C, 3C, 5C, 6C, 82, 81, 80, 48,

2R, 6R, 2T, 3T, 47, 46, 45, 44,

Synchronous and hold times around the rising edge of CLK. The burst counter

generates internal addresses associated with A0 and A1, during

burst cycle and wait cycle.

5T, 6T

49, 50

5L, 3G

93, 94

WEL,

Input-

Byte Write Enables: A byte write enable is LOW for a Write cycle

WEH Synchronous and HIGH for a Read cycle. WEL controls DQ1–DQ8 and DQP1.

WEH controls DQ9–DQ16 and DQP2. Data I/O are high-imped-

ance if either of these inputs are LOW, conditioned by BWE being

LOW.

BWE

Input-

Write Enable: This active LOW input gates byte write operations

Synchronous and must meet the set-up and hold times around the rising edge of

CLK.

Input-

Global Write: This active LOW input allows a full 18-bit Write to

Synchronous occur independent of the BWE and WEn lines and must meet the

set-up and hold times around the rising edge of CLK.

CLK

Input-

Clock: This signal registers theaddresses, data, chip enables, write

Synchronous control and burst control inputs on its rising edge. All synchronous

inputs must meet set-up and hold times around the clock’s rising

edge.

Document #: 38-05118 Rev. *A

Page 4 of 16

1 2 345 6 7...16

下载PDF

与CY7C1325A-100AC相关器件

型号	品牌	描述	获取价格	数据表
CY7C1325A-100BGC	CYPRESS	Standard SRAM, 256KX18, 8ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119	获取价格
CY7C1325A-117AC	ROCHESTER	256KX18 STANDARD SRAM, 7.5ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100	获取价格
CY7C1325A-117AC	CYPRESS	Standard SRAM, 256KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-10	获取价格
CY7C1325A-117BGC	CYPRESS	Standard SRAM, 256KX18, 7.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119	获取价格
CY7C1325B	CYPRESS	256K x 18 Synchronous 3.3V Cache RAM	获取价格
CY7C1325B-100AC	CYPRESS	256K x 18 Synchronous 3.3V Cache RAM	获取价格