5秒后页面跳转
CY7C09179V-7AC PDF预览

CY7C09179V-7AC

更新时间: 2024-01-03 02:13:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 335K
描述
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

CY7C09179V-7AC 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP,针数:100
Reach Compliance Code:unknownECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.79
最长访问时间:18 ns其他特性:FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 代码:S-PQFP-G100长度:14 mm
内存密度:294912 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:9功能数量:1
端子数量:100字数:32768 words
字数代码:32000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX9封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

CY7C09179V-7AC 数据手册

 浏览型号CY7C09179V-7AC的Datasheet PDF文件第2页浏览型号CY7C09179V-7AC的Datasheet PDF文件第3页浏览型号CY7C09179V-7AC的Datasheet PDF文件第4页浏览型号CY7C09179V-7AC的Datasheet PDF文件第5页浏览型号CY7C09179V-7AC的Datasheet PDF文件第6页浏览型号CY7C09179V-7AC的Datasheet PDF文件第7页 
25/0251  
CY7C09079V/89V/99V  
CY7C09179V/89V/99V  
3.3V 32K/64K/128K x 8/9  
Synchronous Dual-Port Static RAM  
High-speed clock to data access 6.5[1]/7.5[1]/9/12 ns  
Features  
(max.)  
• True Dual-Ported memory cells which allow simulta-  
neous access of the same memory location  
3.3V low operating power  
Active= 115 mA (typical)  
• 6 Flow-Through/Pipelined devices  
32K x 8/9 organizations (CY7C09079V/179V)  
64K x 8/9 organizations (CY7C09089V/189V)  
128K x 8/9 organizations (CY7C09099V/199V)  
3 Modes  
Standby= 10 µA (typical)  
Fully synchronous interface for easier operation  
Burst counters increment addresses internally  
Shorten cycle times  
Minimize bus noise  
Flow-Through  
Supported in Flow-Through and Pipelined modes  
Dual Chip Enables for easy depth expansion  
Automatic power-down  
Pipelined  
Burst  
Pipelined output mode on both ports allows fast  
Commercial and Industrial temperature ranges  
Available in 100-pin TQFP  
100-MHz operation  
0.35-micron CMOS for optimum speed/power  
v
Logic Block Diagram  
R/WL  
OEL  
R/WR  
OER  
CE0L  
CE0R  
1
1
CE1L  
CE1R  
0
0
0/1  
0/1  
1
0
0
1
0/1  
0/1  
FT/PipeL  
FT/PipeR  
[2]  
[2]  
8/9  
8/9  
I/O0LI/O7/8L  
I/O0RI/O7/8R  
I/O  
I/O  
Control  
Control  
15/16/17  
15/16/17  
[3]  
[3]  
A0A14/15/16L  
A0A  
14/15/16R  
Counter/  
Address  
Register  
Decode  
Counter/  
Address  
Register  
Decode  
CLKL  
CLKR  
True Dual-Ported  
RAM Array  
ADSL  
ADSR  
CNTENL  
CNTRSTL  
CNTENR  
CNTRSTR  
Notes:  
1. See page 6 for Load Conditions.  
2. I/O0I/O7 for x8 devices, I/O0I/O8 for x9 devices.  
3. A0A14 for 32K, A0A15 for 64K, and A0A16 for 128K devices.  
For the most recent information, visit the Cypress web site at www.cypress.com  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-06043 Rev. *A  
Revised December 27, 2002  

与CY7C09179V-7AC相关器件

型号 品牌 描述 获取价格 数据表
CY7C09179V-7ACT CYPRESS Dual-Port SRAM, 32KX9, 18ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09179V-9AC ETC x9 Dual-Port SRAM

获取价格

CY7C09179V-9C CYPRESS 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

获取价格

CY7C09189 CYPRESS 64K/128K x 8/9 Synchronous Dual-Port Static RAM

获取价格

CY7C09189-10AC CYPRESS Multi-Port SRAM, 64KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09189-10AI CYPRESS Multi-Port SRAM, 64KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格