5秒后页面跳转
CY7C09179V-7ACT PDF预览

CY7C09179V-7ACT

更新时间: 2024-01-01 16:30:54
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器内存集成电路
页数 文件大小 规格书
21页 592K
描述
Dual-Port SRAM, 32KX9, 18ns, CMOS, PQFP100, PLASTIC, TQFP-100

CY7C09179V-7ACT 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP,针数:100
Reach Compliance Code:unknownECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41风险等级:5.79
最长访问时间:18 ns其他特性:FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 代码:S-PQFP-G100长度:14 mm
内存密度:294912 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:9功能数量:1
端子数量:100字数:32768 words
字数代码:32000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX9封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

CY7C09179V-7ACT 数据手册

 浏览型号CY7C09179V-7ACT的Datasheet PDF文件第2页浏览型号CY7C09179V-7ACT的Datasheet PDF文件第3页浏览型号CY7C09179V-7ACT的Datasheet PDF文件第4页浏览型号CY7C09179V-7ACT的Datasheet PDF文件第5页浏览型号CY7C09179V-7ACT的Datasheet PDF文件第6页浏览型号CY7C09179V-7ACT的Datasheet PDF文件第7页 
CY7C09079V/89V/99V  
CY7C09179V/89V/99V  
CY7C09079V/89V/99V  
CY7C09179V/89V/99V  
3.3V 32K/64K/128K x 8/9  
Synchronous Dual-Port Static RAM  
High speed clock to data access 6.5[1]/7.5[1]/9/12 ns (max.)  
3.3V low operating power  
Features  
True Dual-Ported memory cells which enable simultaneous  
access of the same memory location  
Active= 115 mA (typical)  
6 Flow-Through and Pipelined devices  
32K x 8/9 organizations (CY7C09079V/179V)  
64K x 8/9 organizations (CY7C09089V/189V)  
128K x 8/9 organizations (CY7C09099V/199V)  
3 Modes  
Standby= 10 μA (typical)  
Fully synchronous interface for easier operation  
Burst counters increment addresses internally  
Shorten cycle times  
Minimize bus noise  
Flow-Through  
Supported in Flow-Through and Pipelined modes  
Pipelined  
Dual Chip Enables for easy depth expansion  
Automatic power down  
Burst  
Commercial and Industrial temperature ranges  
Available in 100-pin TQFP  
Pipelined output mode on both ports enables fast 100 MHz  
operation  
0.35-micron CMOS for optimum speed and power  
Pb-free packages available  
Logic Block Diagram  
R/WL  
OEL  
R/WR  
OER  
CE0L  
CE0R  
1
1
CE1L  
CE1R  
0
0
0/1  
0/1  
1
0
0
1
0/1  
0/1  
FT/PipeL  
FT/PipeR  
8/9  
8/9  
[2]  
[2]  
7/8R  
I/O0L–I/O7/8L  
I/O0R–I/O  
I/O  
Control  
I/O  
Control  
15/16/17  
15/16/17  
[3]  
[3]  
A0–A  
CLKL  
A0–A  
14/15/16R  
14/15/16L  
Counter/  
Counter/  
Address  
Register  
Decode  
CLKR  
Address  
Register  
Decode  
True Dual-Ported  
ADSL  
ADSR  
RAM Array  
CNTENL  
CNTRSTL  
CNTENR  
CNTRSTR  
Notes  
1. See page 6 for Load Conditions.  
2. I/O –I/O for x8 devices, I/O –I/O for x9 devices.  
0
7
0
8
3. A –A for 32K, A –A for 64K, and A –A for 128K devices.  
0
14  
0
15  
0
16  
Cypress Semiconductor Corporation  
Document #: 38-06043 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised December 10, 2008  
[+] Feedback  

与CY7C09179V-7ACT相关器件

型号 品牌 描述 获取价格 数据表
CY7C09179V-9AC ETC x9 Dual-Port SRAM

获取价格

CY7C09179V-9C CYPRESS 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

获取价格

CY7C09189 CYPRESS 64K/128K x 8/9 Synchronous Dual-Port Static RAM

获取价格

CY7C09189-10AC CYPRESS Multi-Port SRAM, 64KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09189-10AI CYPRESS Multi-Port SRAM, 64KX9, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100

获取价格

CY7C09189-12AC CYPRESS 64K/128K x 8/9 Synchronous Dual-Port Static RAM

获取价格