5秒后页面跳转
CY74FCT273TQC PDF预览

CY74FCT273TQC

更新时间: 2024-11-21 13:07:11
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 80K
描述
暂无描述

CY74FCT273TQC 数据手册

 浏览型号CY74FCT273TQC的Datasheet PDF文件第2页浏览型号CY74FCT273TQC的Datasheet PDF文件第3页浏览型号CY74FCT273TQC的Datasheet PDF文件第4页浏览型号CY74FCT273TQC的Datasheet PDF文件第5页浏览型号CY74FCT273TQC的Datasheet PDF文件第6页浏览型号CY74FCT273TQC的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY54/74FCT273T  
SCCS020 - March 1995 - Revised February 2000  
8-Bit Register  
Features  
Functional Description  
• Function, pinout, and drive compatible with FCT and  
F logic  
• FCT-C speed at 5.8 ns max. (Com’l)  
FCT-A speed at 7.2 ns max. (Com’l)  
• Reduced VOH (typically = 3.3V) versions of equivalent  
FCT functions  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
The FCT273T consists of eight edge-triggered D-type  
flip-flops with individual D inputs and Q outputs. The common  
buffered clock (CP) and master reset (MR) load and reset all  
flip-flops simultaneously. The FCT273T is an edge-triggered  
register. The state of each D input (one set-up time before the  
LOW-to-HIGH clock transition) is transferred to the corre-  
sponding flip-flop’s Q output. All outputs will be forced LOW by  
a low voltage level on the MR input.  
• Power-off disable feature  
• Matched rise and fall times  
The outputs are designed with a power-off disable feature to  
allow for live insertion of boards.  
• ESD > 2000V  
• Fully compatible with TTL input and output logic levels  
• Extended commercial range of 40˚C to +85˚C  
• Sink current  
Source current  
64 mA (Com’l), 32 mA (Mil)  
32 mA (Com’l), 12 mA (Mil)  
Logic Block Diagram  
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
CP  
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
CP  
CP  
CP  
CP  
CP  
CP  
CP  
CP  
R
D
R
D
R
D
R
D
R
D
R
D
R
D
R
D
MR  
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
FCT273T–1  
PinConfigurations  
Logic Symbol  
LCC  
DIP/SOIC/QSOP  
Top View  
Top View  
MR  
1
2
3
4
5
6
7
8
9
10  
V
20  
19  
18  
17  
16  
CC  
Q
0
Q
7
7
6 5 4  
8
Q
D
0
D
0
D
7
3
9
3
2
1
20  
19  
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
GND  
CP  
Q
4
Q
0
MR  
V
CC  
10  
11  
12  
13  
D
1
D
CP  
6
Q
1
Q
6
MR  
Q
2
Q
5
15  
14  
D
4
Q
7
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
D
2
D
5
1516 17 18  
14  
D
D
3
13  
12  
11  
4
Q
3
Q
4
FCT273T–4  
GND  
FCT273T–2  
CP  
FCT273T–3  
Function Table[1]  
Inputs  
CP  
Output  
Operating Mode  
Reset (clear)  
Load ‘1’  
MR  
L
D
Q
L
X
X
h
l
H
H
L
Load ‘0’  
H
Note:  
1.  
H
h
L
l
= HIGH Voltage Level steady state  
= HIGH Voltage Level one set-up time prior to LOW-to-HIGH clock transition  
= LOW Voltage Level steady state  
= LOW Voltage Level one set-up time prior to the LOW-to-HIGH transition  
= Don’t Care  
X
= LOW-to-HIGH clock transition  
Copyright © 2000, Texas Instruments Incorporated  

与CY74FCT273TQC相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT273TQCT TI

获取价格

8-Bit Register
CY74FCT273TQCTE4 TI

获取价格

FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, QSOP-20
CY74FCT273TQCTG4 TI

获取价格

FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, QSOP-20
CY74FCT273TQSOP TI

获取价格

8-Bit Register
CY74FCT273TSOC TI

获取价格

8-Bit Register
CY74FCT273TSOC CYPRESS

获取价格

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
CY74FCT273TSOCE4 ROCHESTER

获取价格

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
CY74FCT273TSOCG4 TI

获取价格

FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, SOIC-20
CY74FCT273TSOCR TI

获取价格

FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, SOIC-20
CY74FCT273TSOCT TI

获取价格

8-Bit Register