Datasheet > CY39165V208-181NTC

CY39165V208-181NTC

更新时间： 2024-11-18 00:01:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
87页	1213K
描述
CPLDs at FPGA Densities

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY39165V208-181NTC 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	QFP	包装说明：	EQFP-208
针数：	208	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.92
其他特性：	ALSO OPERATES WITH 3.3V SUPPLY VOLTAGE	系统内可编程：	YES
JESD-30 代码：	S-PQFP-G208	JESD-609代码：	e0
JTAG BST：	YES	长度：	28 mm
湿度敏感等级：	3	专用输入次数：
I/O 线路数量：	136	宏单元数：	2560
端子数量：	208	最高工作温度：	70 °C
最低工作温度：		组织：	0 DEDICATED INPUTS, 136 I/O
输出函数：	MACROCELL	封装主体材料：	PLASTIC/EPOXY
封装代码：	FQFP	封装等效代码：	QFP208,1.2SQ,20
封装形状：	SQUARE	封装形式：	FLATPACK, FINE PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	1.5/3.3,2.5/3.3 V
可编程逻辑类型：	LOADABLE PLD	传播延迟：	8.5 ns
认证状态：	Not Qualified	座面最大高度：	3.7 mm
子类别：	Programmable Logic Devices	最大供电电压：	2.7 V
最小供电电压：	2.3 V	标称供电电压：	2.5 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	28 mm	Base Number Matches：	1

CY39165V208-181NTC 数据手册

浏览型号CY39165V208-181NTC的Datasheet PDF文件第2页

浏览型号CY39165V208-181NTC的Datasheet PDF文件第3页

浏览型号CY39165V208-181NTC的Datasheet PDF文件第4页

浏览型号CY39165V208-181NTC的Datasheet PDF文件第5页

浏览型号CY39165V208-181NTC的Datasheet PDF文件第6页

浏览型号CY39165V208-181NTC的Datasheet PDF文件第7页

Delta39K™ ISR™

CPLD Family

CPLDs at FPGA Densities™

• Carry-chain logic for fast and efficient arithmetic opera-

tions

Features

• High density

• Multiple I/O standards supported

— 30K to 200K usable gates

— 512 to 3072 macrocells

— 136 to 428 maximum I/O pins

—LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI, SSTL2

(I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+

• Compatible with NOBL™, ZBT™, and QDR™ SRAMs

• Programmable slew rate control on each I/O pin

• User-programmableBusHoldcapabilityoneachI/O pin

• Fully 3.3V PCI-compliant (to 66-MHz 64-bit PCI spec,

rev. 2.2)

— Twelve dedicated inputs including four clock pins,

four global I/O control signal pins and four JTAG

interface pins for boundary scan and reconfig-

urability

• CompactPCI hot swap ready

• Embedded memory

• Multiple package/pinout offering across all densities

—208 to 676 pins in PQFP, BGA, and FBGA packages

—Simplifies design migration across density

—Self-Boot™ solution in BGA and FBGA packages

• In-System Reprogrammable™ (ISR™)

— 80K to 480K bits embedded SRAM

• 16K to 96K bits of (dual-port) channel memory

• High speed – 233-MHz in-system operation

• AnyVolt™ interface

— 3.3V, 2.5V,1.8V, and 1.5V I/O capability

• Low-power operation

—JTAG-compliant on-board programming

— 0.18-mm six-layer metal SRAM-based logic process

—Design changes do not cause pinout changes

• IEEE1149.1 JTAG boundary scan

— Full-CMOS implementation of product term array

— Standby current as low as 5mA

• Simple timing model

Development Software

— No penalty for using full 16 product terms/macrocell

— No delay for single product term steering or sharing

• Flexible clocking

— Spread Aware™ PLL drives all four clock networks

• Allows 0.6% spread spectrum input clocks

• Several multiply, divide and phase shift options

— Four synchronous clock networks per device

— Locally generated product term clock

— Clock polarity control at each register

• Warp^®

—IEEE 1076/1164 VHDL or IEEE 1364 Verilog context

sensitive editing

— Active-HDL FSM graphical finite state machine editor

—Active-HDL SIM post-synthesis timing simulator

—Architecture Explorer for detailed design analysis

—Static Timing Analyzer for critical path analysis

—Available on Windows^95/98/2000/XP™ and

Windows NT™ for $99

—Supports all Cypress programmable logic products

Delta39K™ ISR CPLD Family Members

[2]

Standby I_CC

Cluster Channel

Speed-t_PD

T_A= 25°C

3.3/2.5V

5 mA

Typical

Gates^[1]

memory memory Maximum f_MAX2Pin-to-Pin

Device

39K30

Macrocells

512

(Kbits)

I/O Pins

174

(MHz)

233

(ns)

7.2

7.5

8.5

16K – 48K

23K – 72K

46K – 144K

77K – 241K

92K – 288K

39K50

768

218

233

5 mA

39K100

39K165

39K200

1536

192

320

384

302

222

10 mA

20 mA

2560

386

181

3072

428

181

Notes:

1. Upper limit of typical gates is calculated by assuming only 10% of the channel memory is used.

2. Standby I_CCvalues are with PLL not utilized, no output load and stable inputs.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-03039 Rev. *H

Revised August 1, 2003

12 3 4 5 6 7...87

中文翻译

下载PDF

与CY39165V208-181NTC相关器件

型号	品牌	获取价格	描述	数据表
CY39165V208-181NTI	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200BBC	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200BBI	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200BGC	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200BGI	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200MBC	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200MBI	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200MGC	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-200NTC	CYPRESS	获取价格	CPLDs at FPGA Densities
CY39165V208-233MBC	CYPRESS	获取价格	CPLDs at FPGA Densities

与CY39165V208-181NTC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

36

产品中心

服务支持

精选活动

关于我们

帮助中心

CY39165V208-181NTC

CY39165V208-181NTC 技术参数

CY39165V208-181NTC 数据手册

与CY39165V208-181NTC相关器件

与CY39165V208-181NTC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY39165V208-181NTC

CY39165V208-181NTC 技术参数

CY39165V208-181NTC 数据手册

与CY39165V208-181NTC相关器件

与CY39165V208-181NTC相关文章

您还可以找

您在本页遇到什么问题？