5秒后页面跳转
CV125PAG8 PDF预览

CV125PAG8

更新时间: 2024-02-19 02:07:48
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
24页 164K
描述
Processor Specific Clock Generator, 400MHz, PDSO56, LEAD FREE, TSSOP-56

CV125PAG8 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:LEAD FREE, TSSOP-56
针数:56Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.81JESD-30 代码:R-PDSO-G56
JESD-609代码:e3湿度敏感等级:1
端子数量:56最高工作温度:70 °C
最低工作温度:最大输出时钟频率:400 MHz
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260主时钟/晶体标称频率:14.31818 MHz
认证状态:Not Qualified最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:GULL WING端子位置:DUAL
处于峰值回流温度下的最长时间:30uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

CV125PAG8 数据手册

 浏览型号CV125PAG8的Datasheet PDF文件第2页浏览型号CV125PAG8的Datasheet PDF文件第3页浏览型号CV125PAG8的Datasheet PDF文件第4页浏览型号CV125PAG8的Datasheet PDF文件第5页浏览型号CV125PAG8的Datasheet PDF文件第6页浏览型号CV125PAG8的Datasheet PDF文件第7页 
PROGRAMMABLE FLEXPC  
CLOCK FOR P4 PROCESSOR  
IDTCV125  
DESCRIPTION:  
FEATURES:  
IDTCV125is a 56pinclockdevice, incorporatingbothIntelCK410Mand  
CKSSCD requirements, for Intel advance P4 processors. The CPU output  
bufferisdesignedtosupportupto400MHzprocessor. ThischiphasfourPLLs  
insideforCPU,SRC/PCI,LVDS,and48MHz/DOT96IOclocks. Thisdevice  
alsoimplementsBand-gapreferencedIREFtoreducetheimpactofVDDvariation  
ondifferentialoutputs,whichcanprovidemorerobustsystemperformance.  
StaticPLLfrequencydivideerrorcanbeaslowas36ppm,worsecase114  
ppm,providinghighaccuracyoutputclock. EachCPU/SRC/LVDShasitsown  
SpreadSpectrumselection.  
• Power management control suitable for notebook applications  
• One high precision PLL for CPU, SSC and N programming  
• One high precision PLL for SRC/PCI, supports 100MHz output  
frequency, SSC and N programming  
• One high precision PLL for LVDS. Supports 100/96MHz output  
frequency, SSC programming  
• One high precision PLL for 96MHz/48MHz  
• Band-gap circuit for differential outputs  
• Support spread spectrum modulation, –0.5 down spread and  
others  
• Support SMBus block read/write, index read/write  
• Selectable output strength for REF  
Allows for CPU frequency to change to a slower frequency to  
conserve power when an application is less execution-  
intensive  
OUTPUTS:  
• 2*0.7V current –mode differential CPU CLK pair  
• 6*0.7V current –mode differential SRC CLK pair  
• One CPU_ITP/SRC selectable CLK pair  
• 6*PCI, 2 free running, 33.3MHz  
• 1*96MHz,1*48MHz  
• Smooth transition for N programming  
Available in TSSOP package  
• 1*REF  
KEYSPECIFICATION:  
• One 100/96 MHz differential LVDS  
• CPU/SRC CLK cycle to cycle jitter < 85ps  
• PCI CLK cycle to cycle jitter < 250ps  
• Static PLL frequency divide error < 114 ppm  
• Static PLL frequency divide error for 48MHz < 5 ppm  
FUNCTIONALBLOCKDIAGRAM  
PLL1  
SSC  
N Programmable  
CPU CLK  
CPU[1:0]  
Output Buffer  
Stop Logic  
X1  
CPU_ITP/SRC7  
IREF  
XTAL  
Osc Amp  
REF  
X2  
ITP_EN  
LVDS CLK  
Output Buffer  
Stop Logic  
PLL2  
SSC  
LVDS  
SDATA  
SM Bus  
Controller  
SCLK  
IREF  
PLL3  
SSC  
N Programmable  
SRC CLK  
Output Buffer  
Stop Logic  
SRC[6:1]  
VTT_PWRGD#/PD  
SEL  
PCI[3:0], PCIF[1:0]  
100/96MHz  
SEL100/96#  
IREF  
FSA.B.C  
Control  
Logic  
PCI_STOP#  
CPU_STOP#  
48MHz  
DOT96  
48MHz/96MHz  
Output BUffer  
PLL4  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
DECEMBER 2004  
1
© 2004 Integrated Device Technology, Inc.  
DSC 6552/15  

与CV125PAG8相关器件

型号 品牌 获取价格 描述 数据表
CV126PAG IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
CV126PAG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, TSSOP-56
CV126PV IDT

获取价格

Clock Generator, PDSO56
CV126PVG IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, SSOP-56
CV126PVG8 IDT

获取价格

Processor Specific Clock Generator, 400MHz, PDSO56, GREEN, SSOP-56
CV128PA IDT

获取价格

Low Skew Clock Driver, PDSO56
CV128PV IDT

获取价格

Low Skew Clock Driver, PDSO56
CV128PVG8 IDT

获取价格

PLL Based Clock Driver, 128 Series, 12 True Output(s), 0 Inverted Output(s), PDSO56, GREEN
CV12S3.3-3000 WALL

获取价格

Output Current up to 3A
CV132BPVG IDT

获取价格

Processor Specific Clock Generator, 200MHz, PDSO56, GREEN, SSOP-56