CLOCK
Page 1 of 3
CS9L/CSPL SERIES: ULTRA HF CLOCK OSCILLATOR, PECL, +3.3 VDC or +2.5VDC
DESCRIPTION: A crystal controlled, high frequency, highly stable oscillator, adhering to Positive Emitter
Coupled Logic (PECL) Standards and fundamental crystal or analog multiplication technologies. The output can
be Tri-stated to facilitate testing or combined multiple clocks. The device is contained in a sub-miniature, very low
profile, leadless ceramic SMD package with 6 gold contact pads. This miniature oscillator is ideal for today's
automated assembly environments.
APPLICATIONS AND FEATURES:
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
ꢁ
Infiniband; Fiber Channel; SATA; 10GbE; Network Processors; SOHO Routing; Switches;
Common Frequencies: 150 MHz; 156.25 MHz; 155.52 MHz; 161.1328 MHz; 212.5MHz; 312.5MHz
+3.3 VDC or +2.5VDC PECL
Frequency Range from 150.000 to 700 MHz
Analog multiplication
Miniature Ceramic SMD Package Available on Tape and Reel
Lead Free and ROHS Compliant
ꢂ
ABSOLUTE MAXIMUM RATINGS:
PARAMETER
SYMBOL
VALUE
UNIT
Operating temperature range Ta
-40…+85
-55…+90
°C
Storage temperature range
Supply voltage
T(stg)
°C
Vcc
Vi
+4.6
VDC
VDC
VDC
Maximum Input Voltage
Maximum Output Voltage
Vss-0.5…Vcc+0.5
Vss-0.5…Vcc+0.5
Vo
ꢂ
ELECTRICAL PARAMETERS:
SYMBO
PARAMETER
TEST CONDITIONS*1
VALUE
UNIT
L
Nominal Frequency
Supply Voltage
Supply Current
Output Logic Type
Load
fo
150.000 ~ 700.00**
+3.3 or +2.5 ±5%
80.0 MAX
MHz
VDC
mA
Vcc
Is
PECL
Connected between each output and Vcc – 2.0 VDC
50
Ω
Voh
Vol
min
max
Vcc-1.025
Vcc-1.620
VDC
VDC
Output Voltage Levels
Duty Cycle
DC
Measured at 50% of Vcc
40/60 to 60/40 or 45/55 to 55/45
%
Rise / Fall Time
tr / tf
Measured at 20/80% and 80/20% Vcc Levels
0.7 TYP 1.0 MAX*2
ns
ps
Integrated Phase tji RMS, Fj = 12 kHz…20 MHz5
Integrated Phase RMS tii offset frequency 50KHz to
80MHz5
0.3 TYP**
0.5 TYP**
ps
ps
ps
ps
Fo<320MHz.
Fo>320MHz.
Fo<320MHz.
Fo>320MHz.
Fo<320MHz.
Fo>320MHz.
∆f=10 Hz
1 TYP **
8 TYP **
2.5 TYP **
2.5 TYP**
25 TYP**
27 TYP**
Deterministic period Jitter Dj using
wavecrest analyzer 4
Jitter
J
Random period Jitter Rj using
wavecrest analyzer 4
Acumm. Peak to Peak Jitter Tp-p
using wavecrest analyzer*4
-65
-95
-125
-140
-145
-148
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
∆f=100 Hz
∆f=1 KHz
∆f=10 KHz
Phase Noise
typ. @212.5MHz6
£(∆f)
∆f=100 KHz
∆f>1M Hz
Fo<320MHz.
Fo>320MHz.
-50
-35
Sub Harmonics
f_sub
Load, nom, Supply nom
dBc
∆f/fc
±20, ±25, ±50, or ±100 MAX*3
Overall Frequency Stability
Op. Temp., Aging, Load, Supply and Cal. Variations
ppm
Pin 1
Output Enabled
Output Disabled
En
Dis
High Voltage or No Connect
Ground
0.7•Vcc MIN
0.3•Vcc MAX
VDC
VDC
RALTRON ELECTRONICS CORP. ꢀ10651 N.W . 19t h St ꢀMiami, Florida 33172 ꢀU.S.A.
phone: (305) 593-6033 ꢀfax: (305) 594-3973 ꢀe-mail: sales@raltron.com ꢀWEB: http://www.raltron.com