OBSOLETE
January 2000
COP87L88EB/COP87L89EB
8-Bit One Time Programmable (OTP) Microcontroller
with CAN Interface, A/D and UART
— MICROWIRE/PLUS and SPI
— Multi-input Wake up
— Software Trap
— CAN interface (3 interrupts)
General Description
The COP87L88EB/COP87L89EB are members of the
™
COP8 microcontroller feature family, which uses an 8-bit
core architecture. They are pin and software compatible to
the mask ROM COP888EB product family. The devices are
designed to perform complex embedded control applications
such as those found in Automotive Control Applications,
while providing control/diagnostic communications via the
CAN bus interface. The devices comply with the basic CAN
bus specification 2.0B (Passive). They are fully static de-
vices fabricated using National’s double metal silicon gate
microCMOS technology. Efficient throughput is achieved
through a regular efficient instruction set operating at a maxi-
mum of 1 µs instruction rate.
— UART (2 Inputs)
n Versatile easy to use instruction set
n 8-bit stacker pointer (SP) (Stack in RAM)
n Two 8-bit RegisterR Indirect Memory Pointers (B, X)
Fully Static CMOS
n Low current drain (typically 1 µA)
n Two power saving modes: HALT, IDLE
n Single supply operation: 4.5V to 5.5V
n Temperature range: −40˚C to +85˚C
<
Key Features
Development Support
n CAN bus interface, with Software Power save mode
n 8-bit A/D Converter with 8 channels
n Fully buffered UART
n Emulation device for COP888EB
n Real time emulation and full program debug offered by
MetaLink Development System
n Multi-input wake up (MIWU) on both Port L and M
n SPI Compatible Master/Slave Interface
n 8096 bytes of on-board OTP EPROM with security
feature
Basic Functional Description
n CAN I/F — CAN serial bus interface block as described
in the CAN specification part 2.0B (Passive)
— Interface rates up to 250k bit/s are supported utilizing
standard message identifiers
n 192 bytes of on-board RAM
Additional Peripheral Features
n Idle timer (programmable)
n Two 16-bit timer, with two 16-bit registers supporting
— Processor independent PWM mode
— External Event counter mode
— Input capture mode
n Programmable double buffered UART
n A/D — 8-bit, 8 channel, 1-LSB Resolution, with improved
Source Impedance and improved channel to channel
cross talk immunity
n Multi-Input-Wake-Up (MIWU) — edge selectable wake-up
and interrupt capability via input port and CAN interface
(Port L, Port M and CAN I/F); supports Wake-Up
capability on SPI, UART, and T2
™
n WATCHDOG and Clock Monitor
™
n MICROWIRE/PLUS serial I/O
n Port C — 8-bit bi-directional I/O port
n Port D — 8-bit Output port with high current drive
capability (10 mA)
n Port E — 8-bit bidirectional I/O
n Port F — 8-bit bidirectional I/O
n Port G — 8-bit bidirectional I/O port, including alternate
functions for:
I/O Features
n Memory mapped I/O
n Software selectable I/O options (TRI-STATE® outputs,
Push pull outputs, Weak pull up input, High impedance
input)
n Schmitt trigger inputs on Port G, L and M
n Packages: 44 PLCC with 31 I/O pins;
68 PLCC with 58 I/O pins
™
— MICROWIRE Input and Output
— Timer 1 Input or Output (Depending on mode
selected)
— External Interrupt input
— WATCHDOG Output
n Port I — 8-bit input port combining either digital input, or
up to eight A/D input channels
CPU/Instruction Set Features
n 1 µs instruction cycle time
n Fourteen multi-sourced vectored interrupts servicing
— External interrupt
— Idle Timer T0
— Timers (T1 and T2) (4 Interrupts)
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
™
™
™
™
COP8 , MICROWIRE/PLUS , WATCHDOG and MICROWIRE are trademarks of National Semiconductor Corporation.
™
iceMASTER is a trademark of MetaLink Corporation.
© 2000 National Semiconductor Corporation
DS012871
www.national.com