Datasheet > CH41KC272PA80A0

CH41KC272PA80A0

更新时间： 2024-11-09 11:42:55

品牌	Logo	应用领域
京瓷/艾维克斯 - KYOCERA AVX		/
页数	文件大小	规格书
4页	65K
描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CH41KC272PA80A0 数据手册

High Voltage Leaded (CH Style)

Radial, Dual-in-Line & ‘L’ Lead SMT

330 pF to 2.7 μF

This range of radial, dual-in-line for both through hole and

surface mount products is intended for use in high voltage

power supplies and voltage multiplier circuits. The multilayer

ceramic construction offers excellent volumetric efficiency

compared with other high voltage dielectrics. They are suitable

for both high reliability and industrial applications.

1kV to 5kV

-55ºC to +125ºC

1B/C0G and 2C1/X7R Dielectrics

ELECTRICAL SPECIFICATIONS

Temperature Coefficient CECC 30 000, (4.24.1)

1B/C0G: A Temperature Coefficient - 0 30ppm/ºC

2C1/X7R: C Temperature Characteristic - 15ꢀ (0v dc)

Dielectric Withstanding Voltage 25°C

130ꢀ rated voltage for 5 seconds

Life Test (1000 hrs) CECC 30000 (4.23)

Capacitance Test 25ºC

1B/C0G & 2C1/X7R: 120ꢀ rated voltage at +125ºC.

1B/C0G: Measured at 1 VRMS max at 1KHz (1MHz <100 pF)

2C1/X7R: Measured at 1 VRMS max at 1KHz

Aging

1B/C0G: Zero

2C1/X7R: 2.5ꢀ/decade hour

Dissipation Factor 25°C

1B/C0G: 0.15ꢀ max at 1KHz, 1 VRMS (1MHz for <100 pF)

2C1/X7R: 2.5ꢀ max at 1KHz, 1 VRMS

Insulation Resistance

1B/C0G & 2C1/X7R: 100K megohms or 1000 megohms-μF,

whichever is less

DUAL-IN-LINE

3.8

(0.149)

max.

W max.

2.0

W max.

(0.079)

max.

L max.

2.54 (0.100)

0.5 (0.200)

max.

3.8 (0.149)

13 (0.512)

1.0 (0.039)

max.

S 0.5 (0.020)

S 0.5

2.54 (0.100) 0.5 (0.200)

(0.020)

2.54 (0.100) 0.5 (0.200)

DIMENSIONS

millimeters (inches)

No. of

Leads

per side

Style

(max)

(nom)

CH41

CH51

9.2 (0.362)

10.7 (0.421)

14.9 (0.587)

21.6 (0.850)

24.0 (0.944)

8.7 (0.342)

10.7 (0.421)

13.6 (0.535)

16.6 (0.654)

40.6 (1.598)

8.2 (0.323)

10.2 (0.400)

14.0 (0.551)

20.3* (0.800)

Lead width 0.5 (0.020)

Lead thickness 0.254 (0.010)

L1 = L2 0.5 (0.020)

CH61

CH76

CH91

*Tolerance ꢀ0.

HOW TO ORDER

104

Style

Code

Size Voltage Dielectric Capacitance Capacitance

Specification

Code

Finish

Code

Lead Dia.

Code

0 = Standard

Lead Space

Code

A = Standard

Lead Style

Code

Code Code

Code

A = C0G

C = X7R

Code

(2 significant

digits + no.

of zeros)

eg. 105 = 1 μF

106 = 10 μF

107 = 100 μF

Tolerance

C0G: J = 5ꢀ

K = 10ꢀ

A = 1kV

G = 2kV

H = 3kV

J = 4kV

A = Non customized 8 = Varnish

0 = Dual in line

straight

M = 20ꢀ

X7R: K = 10ꢀ

M = 20ꢀ

7 = Dual in line

‘L’ style

K = 5kV

P = +100, -0ꢀ

12 3 4

中文翻译

下载PDF

与CH41KC272PA80A0相关器件

型号	品牌	获取价格	描述	数据表
CH41KC272PA80A7	KYOCERA AVX	获取价格
CH4-200	PREMO	获取价格	SMPS High Isolation (2500V min) Current Transformer
CH420DGP	CHENMKO	获取价格	Rectifier Diode,
CH420DPT	CHENMKO	获取价格	SCHOTTKY BARRIER DIODE VOLTAGE 40 Volts CURRENT 0.1 Ampere
CH421A104KG30A0	KYOCERA AVX	获取价格	CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 0.1uF, THROUGH HOLE MOUNT, DIP
CH421A274KG30A0	KYOCERA AVX	获取价格	CAPACITOR, CERAMIC, MULTILAYER, 100V, C0G, 0.27uF, THROUGH HOLE MOUNT, DIP
CH421C115MG30A4	KYOCERA AVX	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, X7R, 15% TC, 1.1uF, Thro
CH421C335KA30A0	KYOCERA AVX	获取价格	Stacked MLCC (CH/CV)
CH421C335KA30A4	KYOCERA AVX	获取价格	Stacked MLCC (CH/CV)
CH421C335KA30A7	KYOCERA AVX	获取价格	Stacked MLCC (CH/CV)

与CH41KC272PA80A0相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

44
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

CH41KC272PA80A0

CH41KC272PA80A0 数据手册

与CH41KC272PA80A0相关器件

与CH41KC272PA80A0相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CH41KC272PA80A0

CH41KC272PA80A0 数据手册

与CH41KC272PA80A0相关器件

与CH41KC272PA80A0相关文章

您还可以找

您在本页遇到什么问题？