5秒后页面跳转
CG7C324-A15JCT PDF预览

CG7C324-A15JCT

更新时间: 2024-11-01 20:04:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟输入元件可编程逻辑
页数 文件大小 规格书
14页 518K
描述
OT PLD, 15ns, CMOS, PQCC28, PLASTIC, LCC-28

CG7C324-A15JCT 技术参数

生命周期:Obsolete零件包装代码:QLCC
包装说明:QCCJ,针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.8其他特性:ASYNCHRONOUS REGISTERED; 10 MACROCELLS; REGISTER PRELOAD; POWER-UP RESET
最大时钟频率:45.5 MHzJESD-30 代码:S-PQCC-J28
专用输入次数:10I/O 线路数量:10
端子数量:28最高工作温度:75 °C
最低工作温度:组织:10 DEDICATED INPUTS, 10 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER可编程逻辑类型:OT PLD
传播延迟:15 ns认证状态:Not Qualified
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子形式:J BEND端子位置:QUAD
Base Number Matches:1

CG7C324-A15JCT 数据手册

 浏览型号CG7C324-A15JCT的Datasheet PDF文件第2页浏览型号CG7C324-A15JCT的Datasheet PDF文件第3页浏览型号CG7C324-A15JCT的Datasheet PDF文件第4页浏览型号CG7C324-A15JCT的Datasheet PDF文件第5页浏览型号CG7C324-A15JCT的Datasheet PDF文件第6页浏览型号CG7C324-A15JCT的Datasheet PDF文件第7页 
PLDC20RA10  
Reprogrammable Asynchronous  
CMOS Logic Device  
1PLDC20RA10  
ICC max = 85 mA (Military)  
High reliability  
Features  
Proven EPROM technology  
>2001V input protection  
• Advanced-user programmable macrocell  
CMOS EPROM technology for reprogrammability  
Up to 20 input terms  
10 programmable I/O macrocells  
Output macrocell programmable as combinatorial or  
asynchronous D-type registered output  
Product-termcontrolofregisterclock,resetandsetand  
output enable  
Register preload and power-up reset  
Four data product terms per output macrocell  
Fast  
100% programming and functional testing  
Windowed DIP, windowed LCC, DIP, LCC, PLCC avail-  
able  
Functional Description  
The Cypress PLDC20RA10 is a high-performance, sec-  
ond-generation programmable logic device employing a flexi-  
ble macrocell structure that allows any individual output to be  
configured independently as a combinatorial output or as a  
fully asynchronous D-type registered output.  
Commercial  
The Cypress PLDC20RA10 provides lower-power operation  
with superior speed performance than functionally equivalent  
bipolar devices through the use of high-performance 0.8-mi-  
cron CMOS manufacturing technology.  
t
PD = 15 ns  
tCO = 15 ns  
tSU = 7 ns  
Military  
The PLDC20RA10 is packaged in a 24 pin 300-mil molded  
DIP, a 300-mil windowed cerDIP, and a 28-lead square lead-  
less chip carrier, providing up to 20 inputs and 10 outputs.  
When the windowed device is exposed to UV light, the 20RA10  
is erased and can then be reprogrammed.  
tPD = 20 ns  
tCO = 20 ns  
tSU = 10 ns  
Low power  
ICC max - 80 mA (Commercial)  
Logic Block Diagram  
V
I
I
I
I
I
I
I
I
I
I
PL  
1
SS  
9
8
7
6
5
4
3
2
1
0
12  
10  
11  
9
8
7
6
5
4
3
2
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL  
17  
I/O  
13  
14  
I/O  
15  
I/O  
16  
I/O  
18  
I/O  
19  
I/O  
20  
I/O  
21  
I/O  
22  
I/O  
23  
I/O  
24  
OE  
V
CC  
9
8
7
6
5
4
3
2
1
0
RA101  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-03012 Rev. **  
Revised March 26, 1997  

与CG7C324-A15JCT相关器件

型号 品牌 获取价格 描述 数据表
CG7C324-A20HC ETC

获取价格

UV-Erasable/OTP PLD
CG7C324-A20JC CYPRESS

获取价格

Reprogrammable Asynchronous CMOS Logic Device
CG7C324-A20JCT CYPRESS

获取价格

OT PLD, 20ns, CMOS, PQCC28, PLASTIC, LCC-28
CG7C324-A30HC ETC

获取价格

UV-Erasable/OTP PLD
CG7C324-A30JC ETC

获取价格

UV-Erasable/OTP PLD
CG7C324-A30JCR CYPRESS

获取价格

OT PLD, 30ns, CMOS, PQCC28, PLASTIC, LCC-28
CG7C324-A30JCT CYPRESS

获取价格

OT PLD, 30ns, CMOS, PQCC28, PLASTIC, LCC-28
CG801T250V4C CDE

获取价格

Reliable Screw Terminal Aluminum Electrolytic
CG801T250V4C3NL CDE

获取价格

CAP,AL2O3,800UF,250VDC,10% -TOL,50% +TOL
CG801T250V4C3NV CDE

获取价格

CAP,AL2O3,800UF,250VDC,10% -TOL,50% +TOL