CDP1854A, CDP1854AC
CLEAR TO SEND (CTS):
TRANSMITTER CLOCK (TCLOCK):
When this input from peripheral is high, transfer of a Clock input with a frequency 16 times the desired transmitter
character to the Transmitter Shift Register and shifting of shift rate.
serial data out is inhibited.
TABLE 1. INTERRUPT SET AND RESET CONDITIONS
(NOTE 1)
SET (INT = LOW)
RESET (INT = HIGH)
CONDITION
Read of Data
CAUSE
TIME
DA (Receipt of Data)
TPB Leading Edge
TPB Leading Edge
THRE (Note 2)
(Ability to Reload)
Read of Status or Write of Character
Read of Status or Write of Character
Read of Status
THRE • TSRE
(Transmitter Done)
TPB Leading Edge
TPB Trailing Edge
TPB Leading Edge
PSI
(Negative Edge)
CTS
Read of Status
(Positive Edge when THRE • TSRE)
NOTES:
1. Interrupts will occur only after the IE bit in the Control Register (see Table 4) has been set.
2. THRE will cause an interrupt only after the TR bit in the Control Register (see Table 4) has been set.
TABLE 2. STATUS REGISTER BIT ASSIGNMENT
BIT
7
6
TSRE
-
5
PSI
-
4
ES
-
3
2
1
0
SIGNAL
THRE
22†
FE
14
PE
15
OE
15
DA
19†
ALSO AVAILABLE AT TERMINAL
† Polarity reversed at output terminal.
BIT SIGNAL: FUNCTION
0
1
2
DATA AVAILABLE (DA): When set high, this bit indicates that an entire character has been received and transferred to the Receiver
Holding Register. This signal is also available at Term. 19 but with its polarity reversed.
OVERRUN ERROR (OE): When set high, this bit indicates that the Data Available bit was not reset before the next character was
transferred to the Receiver Holding Register. This signal OR’ed with PE is output at Term. 15.
PARITY ERROR (PE): When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN
PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal
OR’ed with OE is output at Term. 15.
3
FRAMlNG ERROR (FE): When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the
parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding
Register. This signal is also available at Term. 14.
4
5
EXTERNAL STATUS (ES): This bit is set high by a low-level input at Term. 38 (ES).
PERIPHERAL STATUS INTERRUPT (PSI): This bit is set high by a high-to-low voltage transition of Term. 37 (PSI). The INTERRUPT
output (Term. 13) is also asserted (lNT = Iow) when this bit is set.
6
7
TRANSMlTTER SHIFT REGISTER EMPTY (TSRE): When set high, this bit indicates that the Transmitter Shift Register has complet-
ed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.
TRANSMlTTER HOLDING REGISTER EMPTY (THRE): When set high, this bit indicates that the Transmitter Holding Register has
transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the THRE
output (Term. 22) low and causes an INTERRUPT (lNT = low), if TR is high.
5-48
5秒后页面跳转
高性能TDA7293音频功率放大器技术特性与应用分析
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
