TM
CDP1852/3,
CDP1852C/3
March 1997
High-Reliability Byte-Wide Input/Output Port
Features
Description
• Static Silicon-Gate CMOS Circuitry
• Parallel 8-Bit Data Register and Buffer
• Handshaking Via Service Request Flip-Flop
• Low Quiescent and Operating Power
The CDP1852/3 and CDP1852C/3 are parallel, 8-bit, mode-
programmable input/output ports. They are compatible and
will interface directly with CDP1800-Series microprocessors.
They are also useful as 8-bit address latches when used
with the CDP1800 multiplexed address bus and as I/O ports
in general-purpose applications.
• Interfaces Directly with CDP1800-Series Microproces-
sors
The mode control is used to program the device as an input
port (mode = 0) or as an output port (mode = 1). The SR/SR
output can be used as a signal to indicate when data is
ready to be transferred. In the input mode, a peripheral
device can strobe data into the CDP1852/3, and micropro-
cessor can read that data by device selection. In the output
mode, a microprocessor strobes data into the CDP1852/3,
and handshaking is established with a peripheral device
when the CDP1852/3 is deselected.
• Single Voltage Supply
• Full Military Temperature Range
(-55oC to +125oC)
Ordering Information
In the input mode, data at the data-in terminals (DI0-DI7) is
strobed into the port’s 8-bit register by a high (1) level on the
clock line. The negative high-to-low transition of the clock
latches the data in the register and sets the service request
output low (SR/SR = 0). When CS1/CS1 and CS2 are high
(CS1/CS1 and CS2 = 1), the three-state output drivers are
enabled and data in the 8-bit register appear at the data-out
terminals (DO0-DO7). When either CS1/CS1 or CS2 goes low
(CS1/CS1 or CS2 = 0), the data-out terminals are tristated
and the service request output returns high (SR/SR =1).
PACK-
AGE
TEMP.
RANGE
PKG.
NO
5V
10V
o
o
SBDIP
-55 C to +125 C CDP1852CD3 CDP1852D3 D24.6
Pinout
CDP1852/3, CDP1852C/3 (SBDIP)
TOP VIEW
In the output mode, the output drivers are enabled at all
times. Data at the data-in terminals (DI0-DI7) is strobed into
the 8-bit register when CS1/CS1 is low (CS1/CS1 = 0) and
CS2 and the clock are high (1), and are present at the data-
out terminals (DO0-DO7). The negative high-to-low transi-
tion of the clock latches the data in the register. The SR/SR
output goes high (SR/SR = 1) when the device is deselected
(CS1/CS1 = 1 or CS2 = 0) and returns low (SR/SR = 0) on the
following trailing edge of the clock.
CSI/CSI
MODE
DI0
1
2
3
4
5
6
7
8
9
24
VDD
23 SR/SR
22 DI7
21 DO7
20 DI6
DO0
DI1
DO1
DI2
19 DO6
18 DI5
DO2
DI3
17 DO5
16 DI4
A CLEAR control is provided for resetting the port’s register
(DO0-DO7
= 0) and service request flip-flop (input
DO3 10
CLOCK 11
VSS 12
15 DO4
14 CLEAR
13 CS2
mode: SR/SR = 1 and output mode: SR/SR = 0).
The CDP1852/3 is functionally identical to the CDP1852C/3.
The CDP1852/3 has a recommended operating voltage
range of 4V to 10.5V, and the CDP1852C/3 has a recom-
mended operating voltage range of 4V to 6.5V.
The CDP1852/3 and CDP1852C/3 are supplied in 24-lead,
dual-in-line side-brazed ceramic packages (D suffix).
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.
File Number 1694.2
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
1