5秒后页面跳转
CDP1853C PDF预览

CDP1853C

更新时间: 2024-09-22 22:48:47
品牌 Logo 应用领域
英特矽尔 - INTERSIL 解码器
页数 文件大小 规格书
7页 39K
描述
High-Reliability CMOS N-Bit 1 of 8 Decoder

CDP1853C 数据手册

 浏览型号CDP1853C的Datasheet PDF文件第2页浏览型号CDP1853C的Datasheet PDF文件第3页浏览型号CDP1853C的Datasheet PDF文件第4页浏览型号CDP1853C的Datasheet PDF文件第5页浏览型号CDP1853C的Datasheet PDF文件第6页浏览型号CDP1853C的Datasheet PDF文件第7页 
CDP1853C/3  
High-Reliability CMOS N-Bit 1 of 8 Decoder  
March 1997  
Features  
Description  
• Provides Direct Control of Up to 7 Input and 7 Output The CDP1853/3 and CDP1853C/3 are high-reliability 1 of 8  
Devices When used with a CDP1800-Series Micropro- decoders designed for use in general purpose microproces-  
cessor  
sor systems. These devices, which are functionally identical,  
are specifically designed for use as gated N-bit decoders  
and interface directly with the 1800-Series microprocessors  
without additional components. The CDP1853/3 has a rec-  
ommended operating voltage range of 4V to 10.5V, and the  
CDP1853C/3 has a recommended operating voltage range  
of 4V to 6.5V.  
• CHIP ENABLE (CE) Allows Easy Expansion for Multi-  
level I/O Systems  
Ordering Information  
When CHIP ENABLE (CE) is high, the selected output will be  
true (high) from the trailing edge of CLOCK A (high-to-low  
transition) to the trailing edge of CLOCK B (high-to-low  
transition). All outputs will be low when the device is not  
selected (CE = 0) and during conditions of CLOCK A and  
CLOCK B as shown in Figure 2. The CDP1853/3 inputs N0,  
N1, N2, CLOCK A, and CLOCK B are connected to 1800-  
series microprocessor outputs N0, N1, N2, TPA, and TPB  
respectively, when used to decode I/O commands as shown  
in Figure 5. The CHIP ENABLE (CE) input provides the capa-  
bility for multiple levels of decoding as shown in Figure 6.  
PKG.  
NO.  
PACKAGE TEMP. RANGE  
5V  
10V  
o
o
SBDIP  
-55 C to +125 C CDP1853CD3  
-
D16.3  
The CDP1853/3 can also be used as a general purpose 1 of  
8 decoder for I/O and memory system applications as shown  
in Figure 4.  
Pinout  
16 LEAD SBDIP  
TOP VIEW  
CLK A  
N0  
1
16 V  
DD  
2
3
4
5
6
7
8
15 CLK B  
14 N2  
N1  
OUT 0  
OUT 1  
OUT 2  
OUT 3  
13 CE  
12 OUT 4  
11 OUT 5  
10 OUT 6  
9
OUT 7  
V
SS  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 1713.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
4-40  

与CDP1853C相关器件

型号 品牌 获取价格 描述 数据表
CDP1853C/3 INTERSIL

获取价格

High-Reliability CMOS N-Bit 1 of 8 Decoder
CDP1853CD INTERSIL

获取价格

N-Bit 1 of 8 Decoder
CDP1853CD ROCHESTER

获取价格

Decoder/Driver, True Output, CMOS, CDIP16
CDP1853CD/3 RENESAS

获取价格

IC OTHER DECODER/DRIVER, TRUE OUTPUT, CDIP16, Decoder/Driver
CDP1853CD3 INTERSIL

获取价格

High-Reliability CMOS N-Bit 1 of 8 Decoder
CDP1853CDX INTERSIL

获取价格

N-Bit 1 of 8 Decoder
CDP1853CDX RENESAS

获取价格

OTHER DECODER/DRIVER, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
CDP1853CDX ROCHESTER

获取价格

Decoder/Driver, True Output, CMOS, CDIP16
CDP1853CE INTERSIL

获取价格

N-Bit 1 of 8 Decoder
CDP1853CEX INTERSIL

获取价格

N-Bit 1 of 8 Decoder