Datasheet > CDK1308DILP40

CDK1308DILP40

更新时间： 2024-01-16 07:52:24

品牌	Logo	应用领域
CADEKA		转换器
页数	文件大小	规格书
14页	1060K
描述
Ultra Low Power, 20/40/65/80MSPS, 10-bit Analog-to-Digital Converters (ADCs)

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CDK1308DILP40 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.82	Is Samacsys：	N
转换器类型：	ADC, PROPRIETARY METHOD	JESD-609代码：	e3
湿度敏感等级：	2A	输出位码：	OFFSET BINARY
峰值回流温度（摄氏度）：	260	端子面层：	MATTE TIN
处于峰值回流温度下的最长时间：	40	Base Number Matches：	1

CDK1308DILP40 数据手册

ADVANCE Data Sheet

Amplify the Human Experience

CDK1308

Ultra Low Power, 20/40/65/80MSPS,

10-bit Analog-to-Digital Converters (ADCs)

F E A T U R E S

General Description

nꢀ

10-bit resolution

The CDK1308 is a high performance ultra low power analog-to-digital

converter (ADC). The ADC employs internal reference circuitry, a CMOS

control interface and CMOS output data, and is based on a proprietary

structure. Digital error correction is employed to ensure no missing codes in

the complete full scale range.

nꢀ

20/40/65/80MSPS max sampling rate

Ultra-Low Power Dissipation:

15/25/38/46mW

nꢀ

61.6dB SNR at 8MHz F_IN

Internal reference circuitry

1.8V core supply voltage

1.7 – 3.6V I/O supply voltage

Parallel CMOS output

Two idle modes with fast startup times exist. The entire chip can either be

put in Standby Mode or Power Down mode. The two modes are optimized to

allow the user to select the mode resulting in the smallest possible energy

consumption during idle mode and startup.

40-pin QFN package

Pin compatible with CDK1307

The CDK1308 has a highly linear THA optimized for frequencies up to Nyquist.

The differential clock interface is optimized for low jitter clock sources and

supports LVDS, LVPECL, sine wave, and CMOS clock inputs.

A P P L I C A T I O N S

nꢀ

Medical Imaging

nꢀ

Portable Test Equipment

Functional Block Diagram

nꢀ

Digital Oscilloscopes

nꢀ

IF Communication

Ordering Information

Part Number

Speed

Package

QFN-40

Pb-Free RoHS Compliant Operating Temperature Range Packaging Method

CDK1308AILP40

CDK1308BILP40

CDK1308CILP40

CDK1308DILP40

20MSPS

65MSPS

80MSPS

Yes

-40°C to +85°C

Tray

Moisture sensitivity level for all parts is MSL-3.

www.cadeka.com

12 3 4 5 6 7...14

下载PDF

与CDK1308DILP40相关器件

型号	品牌	描述	获取价格	数据表
CDK2000	CIRRUS	Fractional-N Clock Synthesizer & Clock Multiplier	获取价格
CDK-2000-CLK	CIRRUS	Fractional-N Clock Multiplier	获取价格
CDK2000-CLK	CIRRUS	Fractional-N Clock Multiplier	获取价格
CDK-2000-LCO	CIRRUS	Fractional-N Clock Multiplier with Internal LCO	获取价格
CDK2000-LCO	CIRRUS	Fractional-N Clock Multiplier with Internal LCO	获取价格
CDK2307	CADEKA	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters	获取价格