Datasheet > CDK-2000-LCO

CDK-2000-LCO

更新时间： 2024-02-21 13:16:35

品牌	Logo	应用领域
凌云 - CIRRUS		时钟
页数	文件大小	规格书
32页	371K
描述
Fractional-N Clock Multiplier with Internal LCO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CDK-2000-LCO 数据手册

CS2300-CP

Fractional-N Clock Multiplier with Internal LCO

Features

General Description

Clock Multiplier / Jitter Reduction

The CS2300-CP is an extremely versatile system

clocking device that utilizes a programmable phase

lock loop. The CS2300-CP is based on a hybrid ana-

log-digital PLL architecture comprised of a unique

combination of a Delta-Sigma Fractional-N Frequency

Synthesizer and a Digital PLL. This architecture allows

for generation of a low-jitter clock relative to an exter-

nal noisy synchronization clock at frequencies as low

as 50 Hz. The CS2300-CP supports both I²C and SPI

for full software control.

–

Generates a Low Jitter 6 - 75 MHz Clock

from a Jittery or Intermittent 50 Hz to

30 MHz Clock Source

Internal LC Oscillator for Timing Reference

Highly Accurate PLL Multiplication Factor

–

Maximum Error less than 1 PPM in High-

Resolution Mode

I²C^®/ SPI™ Control Port

The CS2300-CP is available in a 10-pin MSOP pack-

age in Commercial (-10°C to +70°C) grade. Customer

development kits are also available for device evalua-

tion. Please see “Ordering Information” on page 31 for

complete details.

Configurable Auxiliary Output

Minimal Board Space Required

–

No External Analog Loop-filter

Components

3.3 V

Frequency Reference

PLL Output

I²C/SPI

Software Control

I²C / SPI

Auxiliary

Output

Lock Indicator

Fractional-N

Frequency Synthesizer

6 to 75 MHz

PLL Output

LCO

50 Hz to 30 MHz

Frequency

Digital PLL & Fractional

N Logic

Reference

Output to Input

Clock Ratio

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.

Preliminary Product Information

JUN '08

DS843PP1

http://www.cirrus.com

12 3 4 5 6 7...32

中文翻译

下载PDF

与CDK-2000-LCO相关器件

型号	品牌	获取价格	描述	数据表
CDK2000-LCO	CIRRUS	获取价格	Fractional-N Clock Multiplier with Internal LCO
CDK2307	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307_2B	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307AILP64	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307AILP64X	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307AITQ64	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307BILP64	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307BILP64X	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307BITQ64	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters
CDK2307CILP64	CADEKA	获取价格	Dual, 20/40/65/80MSPS, 12/13-bit Analog-to-Digital Converters