5秒后页面跳转
CDCVF857RHAT PDF预览

CDCVF857RHAT

更新时间: 2024-11-17 22:17:35
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路
页数 文件大小 规格书
19页 473K
描述
2.5-V PHASE-LOCK LOOP CLOCK DRIVER

CDCVF857RHAT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:QFN-40针数:40
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.17Is Samacsys:N
系列:857输入调节:DIFFERENTIAL
JESD-30 代码:S-PQCC-N40JESD-609代码:e4
长度:6 mm负载电容(CL):14 pF
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.012 A
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:40
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC40,.24SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TR
峰值回流温度(摄氏度):260电源:2.5 V
最大电源电流(ICC):10 mA传播延迟(tpd):3.5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.04 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:6 mm最小 fmax:220 MHz
Base Number Matches:1

CDCVF857RHAT 数据手册

 浏览型号CDCVF857RHAT的Datasheet PDF文件第2页浏览型号CDCVF857RHAT的Datasheet PDF文件第3页浏览型号CDCVF857RHAT的Datasheet PDF文件第4页浏览型号CDCVF857RHAT的Datasheet PDF文件第5页浏览型号CDCVF857RHAT的Datasheet PDF文件第6页浏览型号CDCVF857RHAT的Datasheet PDF文件第7页 
ꢀ ꢁꢀ ꢂꢃ ꢄꢅ ꢆ  
ꢇ ꢈꢅ ꢉꢂ ꢊꢋꢌ ꢍꢎꢉꢏ ꢐ ꢀꢑ ꢏ ꢐꢐ ꢊ ꢀꢏ ꢐ ꢀꢑ ꢁ ꢒꢓ ꢂ ꢎꢒ  
SCAS047D − MARCH 2003 − REVISED JUNE 2005  
D
Recommended Applications:  
− DDR Memory Modules  
(DDR400/333/266/200)  
D
Operates From Dual 2.6-V or 2.5-V Supplies  
D
Available in a 40-Pin MLF Package, 48-Pin  
TSSOP Package, 56-Ball MicroStar Junior  
BGA Package  
− Zero Delay Fan-Out Buffer  
D
D
D
D
D
D
Spread Spectrum Clock Compatible  
Operating Frequency: 60 MHz to 220 MHz  
Low Jitter (Cycle-Cycle): 35 ps  
Low Static Phase Offset: 50 ps  
Low Jitter (Period): 30 ps  
D
D
Consumes < 100-µA Quiescent Current  
External Feedback Pins (FBIN, FBIN) Are  
Used to Synchronize the Outputs to the  
Input Clocks  
D
Meets/Exceeds JEDEC Standard  
(JESD82−1) For DDRI-200/266/333  
Specification  
1-To-10 Differential Clock Distribution  
(SSTL2)  
D
D
Meets/Exceeds Proposed DDRI-400  
Specification (JESD82−1A)  
D
Best in Class for V  
= V /2 0.1 V  
OX DD  
Enters Low-Power Mode When No CLK  
Input Signal Is Applied or PWRDWN Is Low  
description  
The CDCVF857 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock  
input pair (CLK, CLK) to 10 differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair of feedback  
clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback  
clocks (FBIN, FBIN), and the analog power input (AV ). When PWRDWN is high, the outputs switch in phase  
DD  
and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state)  
and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input  
frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input  
frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this  
detection circuit turns the PLL on and enables the outputs.  
When AV is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF857 is also able  
DD  
to track spread spectrum clocking for reduced EMI.  
Because the CDCVF857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the  
PLL. This stabilization time is required following power up. The CDCVF857 is characterized for both commercial  
and industrial temperature ranges.  
AVAILABLE OPTIONS  
T
A
TSSOP (DGG)  
40-Pin MLF  
56-Ball BGA  
CDCVF857DGG  
(Pb-Free)  
−40°C to 85°C  
−40°C to 85°C  
CDCVF857RTB  
CDCVF857GQL  
CDCVF857RHA  
(Pb-Free, Green)  
Maximum load recommended is 12 pf for 200 MHz. At 12-pf load, maximum T allowed is 70°C.  
A
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢕꢢ  
Copyright 2005, Texas Instruments Incorporated  
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢫ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢈ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CDCVF857RHAT 替代型号

型号 品牌 替代类型 描述 数据表
CDCVF857RHATG4 TI

完全替代

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGGR TI

类似代替

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857DGG TI

类似代替

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

与CDCVF857RHAT相关器件

型号 品牌 获取价格 描述 数据表
CDCVF857RHATG4 TI

获取价格

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857RTB TI

获取价格

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857RTBR TI

获取价格

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF857RTBT TI

获取价格

2.5-V PHASE-LOCK LOOP CLOCK DRIVER
CDCWSEHC08 ETC

获取价格

Ordering the CDCWSEHC08 from the literature distribution center.
CDCWSEHC12 ETC

获取价格

Ordering the CDCWSEHC12 from the literature distribution center.
C-DCZCT NIDEC

获取价格

DC CURRENT SENSORS
C-DD-0024 FCI-CONNECTOR

获取价格

TELTA-D A/S MALE CONNECTOR (GV VER.)
C-DD-0099 FCI-CONNECTOR

获取价格

DELTA-D A/S FEMALE PIP CONNECTOR US VERSION
C-DD-0100 FCI-CONNECTOR

获取价格

DELTA-D A/S FEMALE PIP CONNECTOR US VERSION