5秒后页面跳转
捷配首页

Datasheet > CD82C37A-12
CD82C37A-12 PDF预览

CD82C37A-12

更新时间： 2024-11-22 22:13:39
品牌 Logo 应用领域
哈里斯 - HARRIS 外围集成电路控制器时钟
页数 文件大小 规格书
23页 207K
描述
CMOS High Performance Programmable DMA Controller

阅读下载

中文翻译

获取价格

CD82C37A-12 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：DIP, DIP40,.6Reach Compliance Code：unknown
HTS代码：8542.31.00.01风险等级：5.16
地址总线宽度：16总线兼容性：80C286; 80286; 80186; 80C86; 8086; 80C88; 8088; 8085; Z80; NSC800
最大时钟频率：12.5 MHz外部数据总线宽度：8
JESD-30 代码：R-GDIP-T40JESD-609代码：e0
DMA 通道数量：4端子数量：40
最高工作温度：70 °C最低工作温度：
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装等效代码：DIP40,.6封装形状：RECTANGULAR
封装形式：IN-LINE电源：5 V
认证状态：Not Qualified子类别：DMA Controllers
最大压摆率：25 mA最大供电电压：5.5 V
最小供电电压：4.5 V标称供电电压：5 V
表面贴装：NO技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUALuPs/uCs/外围集成电路类型：DMA CONTROLLER
Base Number Matches：1

CD82C37A-12 数据手册

 浏览型号CD82C37A-12的Datasheet PDF文件第2页浏览型号CD82C37A-12的Datasheet PDF文件第3页浏览型号CD82C37A-12的Datasheet PDF文件第4页浏览型号CD82C37A-12的Datasheet PDF文件第5页浏览型号CD82C37A-12的Datasheet PDF文件第6页浏览型号CD82C37A-12的Datasheet PDF文件第7页 
S E M I C O N D U C T O R  
82C37A  
CMOS High Performance  
Programmable DMA Controller  
March 1997  
Features  
Description  
• Compatible with the NMOS 8237A  
The 82C37A is an enhanced version of the industry standard  
8237A Direct Memory Access (DMA) controller, fabricated  
using Harris’ advanced 2 micron CMOS process. Pin  
compatible with NMOS designs, the 82C37A offers  
increased functionality, improved performance, and  
dramatically reduced power consumption. The fully static  
design permits gated clock operation for even further  
reduction of power.  
• Four Independent Maskable Channels with Autoinitial-  
ization Capability  
• Cascadable to any Number of Channels  
• High Speed Data Transfers:  
- Up to 4MBytes/sec with 8MHz Clock  
- Up to 6.25MBytes/sec with 12.5MHz Clock  
The 82C37A controller can improve system performance by  
allowing external devices to transfer data directly to or from  
system memory. Memory-to-memory transfer capability is  
also provided, along with a memory block initialization fea-  
ture. DMA requests may be generated by either hardware or  
software, and each channel is independently programmable  
with a variety of features for flexible operation.  
• Memory-to-Memory Transfers  
• Static CMOS Design Permits Low Power Operation  
- ICCSB = 10µA Maximum  
- ICCOP = 2mA/MHz Maximum  
• Fully TTL/CMOS Compatible  
The 82C37A is designed to be used with an external  
address latch, such as the 82C82, to demultiplex the most  
significant 8-bits of address. The 82C37A can be used with  
industry standard microprocessors such as 80C286, 80286,  
80C86, 80C88, 8086, 8088, 8085, Z80, NSC800, 80186 and  
others. Multimode programmability allows the user to select  
from three basic types of DMA services, and reconfiguration  
under program control is possible even with the clock to the  
controller stopped. Each channel has a full 64K address and  
word count range, and may be programmed to autoinitialize  
these registers following DMA termination (end of process).  
• Internal Registers may be Read from Software  
Ordering Information  
PART NUMBER  
TEMPERATURE  
5MHz  
CP82C37A-5  
8MHz  
CP82C37A  
12.5MHz  
CP82C37A-12  
IP82C37A-12  
PACKAGE  
40 Ld PDIP  
RANGE  
PKG. NO.  
E40.6  
o
o
0 C to +70 C  
o
o
IP82C37A-5  
IP82C37A  
-40 C to +85 C  
E40.6  
o
o
CS82C37A-5  
CS82C37A  
CS82C37A-12  
IS82C37A-12  
44 Ld PLCC  
0 C to +70 C  
N44.65  
N44.65  
F40.6  
o
o
IS82C37A-5  
IS82C37A  
-40 C to +85 C  
o
o
CD82C37A-5  
CD82C37A  
CD82C37A-12  
ID82C37A-12  
40 Ld CERDIP  
0 C to +70 C  
o
o
ID82C37A-5  
ID82C37A  
-40 C to +85 C  
F40.6  
o
o
MD82C37A-5/B  
5962-9054301MQA  
MR82C37A-5/B  
5962-9054301MXA  
MD82C37A/B  
5962-9054302MQA  
MR82C37A/B  
5962-9054302MXA  
MD82C37A-12/B  
5962-9054303MQA  
MR82C37A-12/B  
5962-9054303MXA  
-55 C to +125 C  
F40.6  
SMD#  
F40.6  
o
o
44 Pad CLCC  
SMD#  
-55 C to +125 C  
J44.A  
J44.A  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
File Number 2967.1  
Copyright © Harris Corporation 1997  
4-192  
1234567...23

中文翻译

下载PDF

与CD82C37A-12相关器件

型号 品牌 获取价格 描述 数据表
CD82C37A-5 INTERSIL

获取价格

 		CMOS High Performance Programmable DMA Controller
CD82C37A-5 HARRIS

获取价格

 		CMOS High Performance Programmable DMA Controller
CD82C50A ETC

获取价格

 		UART
CD82C50A-5 INTERSIL

获取价格

 		CMOS Asynchronous Communications Element
CD82C52 INTERSIL

获取价格

 		CMOS Serial Controller Interface
CD82C54 INTERSIL

获取价格

 		CMOS Programmable Interval Timer
CD82C54-10 INTERSIL

获取价格

 		CMOS Programmable Interval Timer
CD82C54-12 INTERSIL

获取价格

 		CMOS Programmable Interval Timer
CD82C55A INTERSIL

获取价格

 		CMOS Programmable Peripheral Interface
CD82C55A HARRIS

获取价格

 		CMOS Programmable Peripheral Interface

与CD82C37A-12相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证