5秒后页面跳转
CD74HCT93EE4 PDF预览

CD74HCT93EE4

更新时间: 2024-11-29 05:18:27
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
10页 202K
描述
High-Speed CMOS Logic 4-Bit Binary Ripple Counter

CD74HCT93EE4 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.49其他特性:ONE FUNCTION HAS 1 BIT
计数方向:UP系列:HCT
JESD-30 代码:R-PDIP-T14JESD-609代码:e4
长度:19.3 mm负载电容(CL):50 pF
负载/预设输入:NO逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.004 A
工作模式:ASYNCHRONOUS位数:3
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:73 ns
传播延迟(tpd):87 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Counters
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:6.35 mm最小 fmax:20 MHz
Base Number Matches:1

CD74HCT93EE4 数据手册

 浏览型号CD74HCT93EE4的Datasheet PDF文件第2页浏览型号CD74HCT93EE4的Datasheet PDF文件第3页浏览型号CD74HCT93EE4的Datasheet PDF文件第4页浏览型号CD74HCT93EE4的Datasheet PDF文件第5页浏览型号CD74HCT93EE4的Datasheet PDF文件第6页浏览型号CD74HCT93EE4的Datasheet PDF文件第7页 
CD74HC93,  
CD74HCT93  
Data sheet acquired from Harris Semiconductor  
SCHS138C  
High-Speed CMOS Logic  
4-Bit Binary Ripple Counter  
August 1997 - Revised September 2003  
Features  
Description  
• Can Be Configured to Divide By 2, 8, and 16  
• Asynchronous Master Reset  
The CD74HC93 and CD74HCT93 are high-speed silicon-gate  
CMOS devices and are pin-compatible with low power  
Schottky TTL (LSTTL). These 4-bit binary ripple counters  
consist of four master-slave flip-flops internally connected to  
provide a divide-by-two section and a divide- by-eight section.  
Each section has a separate clock input (CP0 and CP1) to  
initiate state changes of the counter on the HIGH to LOW  
[ /Title  
(CD74  
HC93,  
CD74  
HCT93  
)
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
clock transition. State changes of the Q outputs do not occur  
n
simultaneously because of internal ripple delays. Therefore,  
decoded output signals are subject to decoding spikes and  
should not be used for clocks or strobes.  
/Sub-  
ject  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
A gated AND asynchronous master reset (MR1 and MR2 is  
provided which overrides both clocks and resets (clears) all  
flip-flops.  
(High  
Speed  
CMOS  
Logic  
4-Bit  
Binary  
Ripple  
Counte  
r)  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
Because the output from the divide by two section is not  
internally connected to the succeeding stages, the device  
may be operated in various counting modes.  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
In a 4-bit ripple counter the output Q must be connected  
0
externally to input CP1. The input count pulses are applied  
to clock input CP0. Simultaneous frequency divisions of 2, 4,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
l
OL OH  
8, and 16 are performed at the Q , Q , Q , and Q outputs  
0
1
2
3
as shown in the function table. As a 3-bit ripple counter the  
input count pulses are applied to input CP1.  
Pinout  
Simultaneous frequency divisions of 2, 4, and 8 are available  
CD74HC93  
(PDIP, SOIC)  
CD74HCT93  
(PDIP)  
at the Q , Q , Q outputs. Independent use of the first flip-  
1
2
3
flop is available if the reset function coincides with the reset  
of the 3-bit ripple-through counter.  
TOP VIEW  
Ordering Information  
CP1  
MR1  
MR2  
NC  
1
2
3
4
5
6
7
14 CPO  
13 NC  
TEMP. RANGE  
o
PART NUMBER  
CD74HC93E  
( C)  
PACKAGE  
14 Ld PDIP  
12  
Q
0
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
11 Q  
3
CD74HC93M  
CD74HC93MT  
CD74HC93M96  
CD74HCT93E  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld PDIP  
V
10 GND  
CC  
NC  
NC  
9
8
Q
1
2
Q
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与CD74HCT93EE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT93EN ETC

获取价格

Logic IC
CD74HCT93F ETC

获取价格

Logic IC
CD74HCT93H ETC

获取价格

Asynchronous Up Counter
CD74HCT93M TI

获取价格

High Speed CMOS Logic 4-Bit Binary Ripple Counter
CD74HCT93M RENESAS

获取价格

IC,COUNTER,UP,4-BIT BINARY,HCT-CMOS,SOP,14PIN,PLASTIC
CD74HCT93M ROCHESTER

获取价格

HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, PDSO14
CD74HCT93M96 RENESAS

获取价格

IC,COUNTER,UP,4-BIT BINARY,HCT-CMOS,SOP,14PIN,PLASTIC
CD74HCT93M96 TI

获取价格

HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, PDSO14
CD74HCU04 TI

获取价格

High Speed CMOS Logic Hex Inverter
CD74HCU04_06 TI

获取价格

High-Speed CMOS Logic Hex Inverter