5秒后页面跳转
CD74HCT75 PDF预览

CD74HCT75

更新时间: 2024-01-02 11:03:48
品牌 Logo 应用领域
德州仪器 - TI 锁存器
页数 文件大小 规格书
8页 58K
描述
Dual 2-Bit Bistable Transparent Latch

CD74HCT75 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:PLASTIC, TSSOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.7Is Samacsys:N
系列:HCTJESD-30 代码:R-PDSO-G16
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:D LATCH最大I(ol):0.004 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
电源:5 VProp。Delay @ Nom-Sup:42 ns
传播延迟(tpd):42 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:HIGH LEVEL
宽度:4.4 mmBase Number Matches:1

CD74HCT75 数据手册

 浏览型号CD74HCT75的Datasheet PDF文件第2页浏览型号CD74HCT75的Datasheet PDF文件第3页浏览型号CD74HCT75的Datasheet PDF文件第4页浏览型号CD74HCT75的Datasheet PDF文件第6页浏览型号CD74HCT75的Datasheet PDF文件第7页浏览型号CD74HCT75的Datasheet PDF文件第8页 
CD74HC75, CD74HCT75  
Prerequisite For Switching Specifications (Continued)  
o
o
o
o
o
25 C  
-40 C TO 85 C -55 C TO 125 C  
TEST  
V
CC  
PARAMETER  
SYMBOL CONDITIONS (V)  
MIN TYP MAX  
MIN  
3
MAX  
MIN  
3
MAX  
UNITS  
ns  
Hold Time Enable to D  
t
-
2
4.5  
6
3
3
3
-
-
-
-
-
-
-
-
-
-
-
-
H
3
3
ns  
3
3
ns  
HCT TYPES  
Pulse Width Enable Input  
t
-
-
-
4.5  
4.5  
4.5  
16  
12  
3
-
-
-
-
-
-
20  
15  
3
-
-
-
24  
18  
3
-
-
-
ns  
ns  
ns  
W
Setup Time D to Enable  
Hold Time Enable to D  
t
SU  
t
H
Switching Specifications Input t , t = 6ns  
r
f
o
o
o
o
o
25 C  
MIN TYP MAX  
-40 C TO 85 C -55 C TO 125 C  
TEST  
V
CC  
PARAMETER  
HC TYPES  
SYMBOL CONDITIONS (V)  
MIN  
MAX  
MIN  
MAX  
UNITS  
Propagation Delay,  
Data to Q  
t
t
t
t
, t  
C = 50pF  
2
4.5  
5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
110  
22  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
140  
28  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
165  
33  
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
pF  
pF  
PLH PHL  
L
C = 50pF  
L
C = 15pF  
9
-
L
C = 50pF  
6
19  
130  
26  
-
24  
165  
33  
-
28  
195  
39  
-
L
Propagation Delay,  
Data to Q  
, t  
PLH PHL  
C = 50pF  
2
-
L
C = 50pF  
4.5  
5
-
L
C = 15pF  
10  
-
L
C = 50pF  
6
22  
130  
26  
-
28  
165  
33  
-
33  
195  
39  
-
L
Propagation Delay,  
Enable to Q  
, t  
PLH PHL  
C = 50pF  
2
-
L
C = 50pF  
4.5  
5
-
L
C = 15pF  
10  
-
L
C = 50pF  
6
22  
130  
26  
-
28  
165  
33  
-
33  
195  
39  
-
L
Propagation Delay,  
Enable to Q  
, t  
PLH PHL  
C = 50pF  
2
-
L
C = 50pF  
4.5  
5
-
L
C = 15pF  
11  
-
L
C = 50pF  
6
22  
75  
15  
13  
10  
-
28  
95  
19  
16  
10  
-
33  
110  
22  
19  
10  
-
L
Output Transition Time  
Input Capacitance  
t
, t  
TLH THL  
C = 50pF  
2
-
L
C = 50pF  
4.5  
6
-
L
C = 50pF  
L
-
C
-
-
-
-
I
Power Dissipation Capacitance  
(Notes 5, 6)  
C
5
46  
PD  
HCT TYPES  
Propagation Delay,  
Data to Q  
t
t
t
, t  
C = 50pF  
4.5  
5
-
-
-
-
-
-
11  
-
28  
-
-
-
-
-
-
-
35  
-
-
-
-
-
-
-
42  
-
ns  
ns  
ns  
ns  
ns  
ns  
PLH PHL  
L
C = 15pF  
L
Propagation Delay,  
Data to Q  
, t  
PLH PHL  
C = 50pF  
4.5  
5
28  
-
35  
-
42  
-
L
C = 15pF  
11  
-
L
Propagation Delay,  
Enable to Q  
, t  
PLH PHL  
C = 50pF  
4.5  
5
28  
-
35  
-
42  
-
L
C = 15pF  
11  
L
5

与CD74HCT75相关器件

型号 品牌 描述 获取价格 数据表
CD74HCT75E TI Dual 2-Bit Bistable Transparent Latch

获取价格

CD74HCT75EE4 TI Dual 2-Bit Bistable Transparent Latch

获取价格

CD74HCT75EN ETC Logic IC

获取价格

CD74HCT75EX RENESAS HCT SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16

获取价格

CD74HCT75F ETC Logic IC

获取价格

CD74HCT75H ETC 2-Bit D-Type Latch

获取价格