Datasheet > CD74HC670MT

CD74HC670MT

更新时间： 2024-11-08 04:35:39

品牌	Logo	应用领域
TAOS		/
页数	文件大小	规格书
17页	568K
描述
High-Speed CMOS Logic 4x4 Register File

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD74HC670MT 数据手册

CD54HC670, CD74HC670,

CD74HCT670

Data sheet acquired from Harris Semiconductor

SCHS195C

High-Speed CMOS Logic

4x4 Register File

January 1998 - Revised October 2003

Features

Description

• Simultaneous and Independent Read and Write

Operations

The ’HC670 and CD74HCT670 are 16-bit register files

organized as 4 words x 4 bits each. Read and write address

and enable inputs allow simultaneous writing into one location

while reading another. Four data inputs are provided to store

the 4-bit word. The write address inputs (WA0 and WA1)

determine the location of the stored word in the register.

When write enable (WE) is low the word is entered into the

address location and it remains transparent to the data. The

outputs will reflect the true form of the input data. When (WE)

is high data and address inputs are inhibited. Data acquisition

from the four registers is made possible by the read address

inputs (RA1 and RA0). The addressed word appears at the

output when the read enable (RE) is low. The output is in the

high impedance state when the (RE) is high. Outputs can be

tied together to increase the word capacity to 512 x 4 bits.

[ /Title

(CD74H

C670,

CD74H

CT670)

/Subject

(High-

Speed

CMOS

Logic

4x4 Reg-

ister

• Expandable to 512 Words of n-Bits

• Three-State Outputs

• Organized as 4 Words x 4 Bits Wide

• Buffered Inputs

• Typical Read Time = 16ns for ’HC670 V

= 5V, C =

15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

Ordering Information

TEMP. RANGE

PART NUMBER

CD54HC670F3A

CD74HC670E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

• HC Types

CD74HC670M

- 2V to 6V Operation

CD74HC670MT

CD74HC670M96

CD74HCT670E

CD74HCT670M

CD74HCT670MT

CD74HCT670M96

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel of

250.

Pinout

CD54HC670

(CERDIP)

CD74HC670, CD74HCT670

(PDIP, SOIC)

TOP VIEW

16 V

15 D0

14 WA0

13 WA1

12 WE

11 RE

10 Q0

RA1

RA0

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...17

中文翻译

下载PDF

与CD74HC670MT相关器件

型号	品牌	获取价格	描述	数据表
CD74HC670MTE4	TAOS	获取价格	High-Speed CMOS Logic 4x4 Register File
CD74HC670MTE4	TI	获取价格	High-Speed CMOS Logic 4x4 Register File
CD74HC670MTE4	ROCHESTER	获取价格	Logic Circuit
CD74HC670MTG4	TI	获取价格	High-Speed CMOS Logic 4x4 Register File
CD74HC670MTG4	TAOS	获取价格	High-Speed CMOS Logic 4x4 Register File
CD74HC688	TI	获取价格	High Speed CMOS Logic 8-Bit Magnitude Comparator
CD74HC688E	TI	获取价格	High Speed CMOS Logic 8-Bit Magnitude Comparator
CD74HC688EE4	TI	获取价格	High-Speed CMOS Logic 8-Bit Magnitude Comparator
CD74HC688EN	ETC	获取价格	Logic IC
CD74HC688EX	RENESAS	获取价格	IC,MAGNITUDE COMPARATOR,HC-CMOS,DIP,20PIN,PLASTIC

与CD74HC670MT相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

19
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

17
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

39
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC670MT

CD74HC670MT 数据手册

与CD74HC670MT相关器件

与CD74HC670MT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC670MT

CD74HC670MT 数据手册

与CD74HC670MT相关器件

与CD74HC670MT相关文章

您还可以找

您在本页遇到什么问题？