Datasheet > 逻辑 > 计数器> CD74HC40103-EP

CD74HC40103-EP

更新时间： 2024-11-24 12:55:11

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
14页	395K
描述
HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74HC40103-EP 数据手册

ꢀ

ꢁ

ꢂ

ꢃ

ꢄ

ꢀ

ꢃ

ꢅ

ꢆ

ꢅ

ꢄꢋ ꢌꢄ ꢈꢍꢊꢉ ꢉꢁ ꢀꢎ ꢏ ꢍ ꢐꢏ ꢌ ꢋ

ꢇ

ꢈ

ꢉ

ꢊ

ꢀ

ꢖ

ꢑ

ꢈ

ꢍ

ꢒ

ꢓ

ꢌ

ꢉ

ꢍ

ꢔ

ꢕ

ꢀ

ꢄ

ꢖ

ꢏ

ꢕ

ꢏ

ꢗ

ꢍ

ꢁ

ꢏ

ꢘ

ꢕ

ꢀ

ꢏ

ꢗ

ꢕ

ꢒ

ꢉ

SCLS548 − DECEMBER 2003

Controlled Baseline

− One Assembly/Test Site, One Fabrication

Site

Balanced Propagation Delay and Transition

Times

Significant Power Reduction Compared to

LSTTL Logic ICs

Extended Temperature Performance of

−40°C to 125°C

Enhanced Diminishing Manufacturing

Sources (DMS) Support

Voltage = 2 V to 6 V

High Noise Immunity N or N = 30% of

, V

= 5 V

CC CC

Enhanced Product-Change Notification

M PACKAGE

(TOP VIEW)

†

Qualification Pedigree

Synchronous or Asynchronous Preset

PE (SYNC)

Cascadable in Synchronous or Ripple

Mode

Fanout (Over Temperature Range)

− Standard Outputs . . . 10 LSTTL Loads

− Bus Driver Outputs . . . 15 LSTTL Loads

†

Component qualification in accordance with JEDEC and industry

standards to ensure reliable operation over an extended

temperature range. This includes, but is not limited to, Highly

Accelerated Stress Test (HAST) or biased 85/85, temperature

cycle, autoclave or unbiased HAST, electromigration, bond

intermetallic life, and mold compound life. Such qualification

testing should not be viewed as justifying use of this component

beyond specified performance and environmental limits.

10 P4

PL (ASYNC)

GND

description/ordering information

The CD74HC40103 is manufactured with high-speed silicon-gate technology and consists of an 8-stage

synchronous down counter with a single output, which is active when the internal count is zero. The device

contains a single 8-bit binary counter. Each device has control inputs for enabling or disabling the clock, for

clearing the counter to its maximum count, and for presetting the counter either synchronously or

asynchronously. All control inputs and the terminal count (TC) output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the clock (CP)

output. Counting is inhibited when the terminal enable (TE) input is high. TC goes low when the count reaches

zero, if TE is low, and remains low for one full clock period.

When the synchronous preset enable (PE) input is low, data at the P0−P7 inputs are clocked into the counter on

the next positive clock transition, regardless of the state of TE. When the asynchronous preset enable (PL) input

is low, data at the P0−P7 inputs asynchronously are forced into the counter, regardless of the state of the PE, TE,

or CP inputs. Inputs P0−P7 represent a single 8-bit binary word for the CD74HC40103. When the master reset

(MR) input is low, the counter asynchronously is cleared to its maximum count of 255 , regardless of the state of

any other input. The precedence relationship between control inputs is indicated in the truth table.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

‡

PACKAGE

−40°C to 125°C

SOIC − M Tape and reel

CD74HC40103QM96EP

HC40103QEP

‡

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢊ

ꢖ

ꢏ

ꢨ

ꢁ

ꢣ

ꢗ

ꢀ

ꢡ

ꢒ

ꢢ

ꢋ

ꢜ

ꢏ

ꢚ

ꢕ

ꢛ

ꢁ

ꢓ

ꢒ

ꢓ

ꢙ

ꢚ

ꢤ

ꢛ

ꢜ

ꢢ

ꢝ

ꢞ

ꢟ

ꢠ

ꢙ

ꢜ

ꢚ

ꢙ

ꢡ

ꢥ

ꢢ

ꢣ

ꢝ

ꢤ

ꢚ

ꢠ

ꢟ

ꢞ

ꢡ

ꢜ

ꢛ

ꢥ

ꢒꢤ

ꢣ

ꢦ

ꢡ

ꢧ

ꢙ

ꢢ

ꢟ

ꢡ

ꢠ

ꢙ

ꢠ

ꢜ

ꢝ

ꢚ

ꢣ

ꢨ

ꢟ

ꢚ

ꢠ

ꢤ

ꢡ

ꢩ

ꢝ

ꢜ

ꢢ

ꢠ

ꢜ

ꢝ

ꢞ

ꢠ

ꢜ

ꢡ

ꢥ

ꢙ

ꢛ

ꢙ

ꢢ

ꢤ

ꢝ

ꢠ

ꢪ

ꢠ

ꢤ

ꢝ

ꢜ

ꢛ

ꢫ

ꢟ

ꢋ

ꢚ

ꢞ

ꢤ

ꢡ

ꢠ

ꢟ

ꢚ

ꢨ

ꢟ

ꢝ

ꢨ

ꢬ

ꢟ

ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ

ꢝ

ꢟ

ꢚ

ꢠ

ꢭ

ꢩ

ꢊ

ꢝ

ꢜ

ꢨ

ꢣ

ꢢ

ꢠ

ꢙ

ꢜ

ꢚ

ꢥ

ꢝ

ꢜ

ꢢ

ꢤ

ꢡ

ꢡꢙ

ꢚ

ꢮ

ꢨ

ꢜ

ꢤ

ꢡ

ꢚ

ꢜ

ꢠ

ꢚ

ꢤ

ꢢ

ꢤ

ꢡ

ꢟ

ꢝ

ꢙ

ꢧ

ꢭ

ꢙ

ꢚ

ꢢ

ꢧ

ꢣ

ꢨ

ꢤ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...14

中文翻译

下载PDF

CD74HC40103-EP 替代型号

型号	品牌	替代类型	描述	数据表
CD74HC40103-Q1	TI	功能相似	HIGH-SPEED CMOS LOGIC 8-STAGE SYCROOS,
CD74HC40103	TI	功能相似	High Speed CMOS Logic 8-Stage Synchronous Down Counters
CD54HC40103	TI	功能相似	High-Speed CMOS Logic 8-Stage Synchronous Down Counters

与CD74HC40103-EP相关器件

型号	品牌	获取价格	描述	数据表
CD74HC40103EX	RENESAS	获取价格	IC,COUNTER,DOWN,8-BIT BINARY,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC40103F	ETC	获取价格	Logic IC
CD74HC40103H	ETC	获取价格	Synchronous Down Counter
CD74HC40103M	TI	获取价格	High Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103M96	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103M96E4	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103M96G4	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103ME4	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103MG4	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters
CD74HC40103MT	TI	获取价格	High-Speed CMOS Logic 8-Stage Synchronous Down Counters

与CD74HC40103-EP相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC40103-EP

CD74HC40103-EP 数据手册

CD74HC40103-EP 替代型号

与CD74HC40103-EP相关器件

与CD74HC40103-EP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HC40103-EP

CD74HC40103-EP 数据手册

CD74HC40103-EP 替代型号

与CD74HC40103-EP相关器件

与CD74HC40103-EP相关文章

您还可以找

您在本页遇到什么问题？