5秒后页面跳转
CD74HC297EE4 PDF预览

CD74HC297EE4

更新时间: 2024-11-23 22:22:43
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
14页 243K
描述
High-Speed CMOS Logic Digital Phase-Locked Loop

CD74HC297EE4 数据手册

 浏览型号CD74HC297EE4的Datasheet PDF文件第2页浏览型号CD74HC297EE4的Datasheet PDF文件第3页浏览型号CD74HC297EE4的Datasheet PDF文件第4页浏览型号CD74HC297EE4的Datasheet PDF文件第5页浏览型号CD74HC297EE4的Datasheet PDF文件第6页浏览型号CD74HC297EE4的Datasheet PDF文件第7页 
CD54HC297, CD74HC297,  
CD74HCT297  
Data sheet acquired from Harris Semiconductor  
SCHS177B  
High-Speed CMOS Logic  
Digital Phase-Locked Loop  
November 1997 - Revised May 2003  
Features  
Description  
• Digital Design Avoids Analog Compensation Errors  
• Easily Cascadable for Higher Order Loops  
The ’HC297 and CD74HCT297 are high-speed silicon gate  
CMOS devices that are pin-compatible with low power Schot-  
tky TTL (LSTTL).  
[ /Title  
(CD74  
HC297  
,
CD74  
HCT29  
7)  
• Useful Frequency Range  
These devices are designed to provide a simple, cost-effec-  
tive solution to high-accuracy, digital, phase-locked-loop appli-  
cations. They contain all the necessary circuits, with the  
exception of the divide-by-N counter, to build first-order  
phase-locked-loops.  
- K-Clock . . . . . . . . . . . . . . . . . . . . . . . . . .DC to 55MHz (Typ)  
- I/D-Clock . . . . . . . . . . . . . . . . . . . . DC to 35MHz (Typ)  
• Dynamically Variable Bandwidth  
• Very Narrow Bandwidth Attainable  
• Power-On Reset  
Both EXCLUSIVE-OR (XORPD) and edge-controlled phase  
detectors (ECPD) are provided for maximum flexibility. The  
input signals for the EXCLUSIVE-OR phase detector must  
have a 50% duty factor to obtain the maximum lock-range.  
/Sub-  
ject  
• Output Capability  
- Standard. . . . . . . . . . . . . . . . . . . . XORPD  
, ECPD  
OUT  
OUT  
OUT  
(High-  
Speed  
CMOS  
Logic  
Digi-  
tal  
Proper partitioning of the loop function, with many of the build-  
ing blocks external to the package, makes it easy for the  
designer to incorporate ripple cancellation (see Figure 2) or to  
cascade to higher order phase-locked-loops.  
- Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I/D  
• Fanout (Over Temperature Range)  
- Standard Outputs . . . . . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
The length of the up/down K-counter is digitally programmable  
according to the K-counter function table. With A, B, C and D  
all LOW, the K-counter is disabled. With A HIGH and B, C and  
D LOW, the K-counter is only three stages long, which widens  
the bandwidth or capture range and shortens the lock time of  
the loop. When A, B, C and D are all programmed HIGH, the  
K-counter becomes seventeen stages long, which narrows  
the bandwidth or capture range and lengthens the lock time.  
Real-time control of loop bandwidth by manipulating the A to  
D inputs can maximize the overall performance of the digital  
phase-locked-loop.  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
Phase-  
Locked  
• ’HC297 Types  
- Operation Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 to 6V  
- High Noise ImmunityN = 30%, N = 30% of V at 5V  
IL IH CC  
• CD74HCT297 Types  
- Operation Voltage . . . . . . . . . . . . . . . . . . . . . . . . 4.5 to 5.5V  
- Direct LSTTL Input Logic Compatibility  
The ’HC297 and CD74HCT297 can perform the classic first  
order phase-locked-loop function without using analog com-  
ponents. The accuracy of the digital phase-locked-loop  
V
= 0.8V (Max), V = 2V (Min)  
IH  
IL  
- CMOS Input Compatibility I 1µA at V , V  
I
OL OH  
(DPLL) is not affected by V  
and temperature variations but  
CC  
Pinout  
depends solely on accuracies of the K-clock and loop propa-  
gation delays.  
CD54HC297  
(CERDIP)  
CD74HC297, CD74HCT29  
(PDIP)  
Ordering Information  
TOP VIEW  
o
PART NUMBER  
CD54HC297F3A  
CD74HC297E  
TEMP. RANGE ( C)  
-55 to 125  
PACKAGE  
16 Ld CERDIP  
16 Ld PDIP  
B
A
1
2
3
4
5
6
7
8
16 V  
15 C  
14 D  
CC  
-55 to 125  
EN  
CTR  
CD74HCT297E  
-55 to 125  
16 Ld PDIP  
K
13 φA  
2
CP  
I/D  
12 ECPD  
OUT  
CP  
D/U  
11 XORPD  
OUT  
10 φB  
I/D  
OUT  
9
φA  
1
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD74HC297EE4 替代型号

型号 品牌 替代类型 描述 数据表
CD54HC297F3A TI

完全替代

High-Speed CMOS Logic Digital Phase-Locked Loop
5962-8999001EA TI

完全替代

High-Speed CMOS Logic Digital Phase-Locked Loop
CD74HC297E TI

类似代替

High-Speed CMOS Logic Digital Phase-Locked-Loop

与CD74HC297EE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC297EN ETC

获取价格

Analog IC
CD74HC297EX RENESAS

获取价格

CD74HC297EX
CD74HC297F ETC

获取价格

Analog IC
CD74HC297H ETC

获取价格

Analog Phase-Locked Loop
CD74HC297M ETC

获取价格

Analog IC
CD74HC299 TI

获取价格

High Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
CD74HC299E TI

获取价格

High Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
CD74HC299EE4 TI

获取价格

High-Speed CMOS Logic 8-Bit Universal Shift Register; Three-State
CD74HC299EN ETC

获取价格

Logic IC
CD74HC299EX RENESAS

获取价格

IC,SHIFT REGISTER,HC-CMOS,DIP,20PIN,PLASTIC