5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 解码器/驱动器> CD74ACT138MG4
CD74ACT138MG4 PDF预览

CD74ACT138MG4

更新时间： 2024-11-27 05:18:07
品牌 Logo 应用领域
德州仪器 - TI 解码器驱动器解复用器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
16页 652K
描述
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

阅读下载

中文翻译

获取价格

CD74ACT138MG4 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：GREEN, PLASTIC, MS-012AC, SOIC-16针数：16
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.13
Is Samacsys：N其他特性：TWO ACTIVE-LOW AND ONE ACTIVE-HIGH ENABLE INPUTS
系列：ACT输入调节：STANDARD
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：9.9 mm负载电容（CL）：50 pF
逻辑集成电路类型：OTHER DECODER/DRIVER最大I（ol）：0.024 A
湿度敏感等级：1功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：5 V
Prop。Delay @ Nom-Sup：12 ns传播延迟（tpd）：12 ns
认证状态：Not Qualified座面最大高度：1.75 mm
子类别：Decoder/Drivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：3.9 mmBase Number Matches：1

CD74ACT138MG4 数据手册

 浏览型号CD74ACT138MG4的Datasheet PDF文件第2页浏览型号CD74ACT138MG4的Datasheet PDF文件第3页浏览型号CD74ACT138MG4的Datasheet PDF文件第4页浏览型号CD74ACT138MG4的Datasheet PDF文件第5页浏览型号CD74ACT138MG4的Datasheet PDF文件第6页浏览型号CD74ACT138MG4的Datasheet PDF文件第7页 
CD54ACT138, CD74ACT138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SCHS329A – JANUARY 2003 – REVISED FEBRUARY 2003  
CD54ACT138 . . . F PACKAGE  
CD74ACT138 . . . E OR M PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Speed of Bipolar F, AS, and S, With  
Significantly Reduced Power Consumption  
1
2
3
4
5
6
7
8
A
B
V
CC  
15 Y0  
Designed Specifically for High-Speed  
Memory Decoders and Data-Transmission  
Systems  
16  
14  
13  
12  
11  
10  
9
C
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
G2A  
G2B  
G1  
Incorporate Three Enable Inputs to Simplify  
Cascading and/or Data Reception  
Balanced Propagation Delays  
Y7  
±24-mA Output Drive Current  
– Fanout to 15 F Devices  
GND  
SCR-Latchup-Resistant CMOS Process and  
Circuit Design  
Exceeds 2-kV ESD Protection Per  
MIL-STD-883, Method 3015  
description/ordering information  
The ’ACT138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing  
applications that require very short propagation-delay times. In high-performance memory systems, these  
decoders can be used to minimize the effects of system decoding. When employed with high-speed memories  
utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are  
less than the typical access time of the memory. This means that the effective system delay introduced by the  
decoders is negligible.  
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two  
active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding.  
A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one  
inverter. An enable input can be used as a data input for demultiplexing applications (see Application  
Information).  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – E  
SOIC – M  
CDIP – F  
Tube  
Tube  
CD74ACT138E  
CD74ACT138M  
CD74ACT138E  
–55°C to 125°C  
ACT138M  
Tape and reel CD74ACT138M96  
Tube CD54ACT138F3A  
CD54ACT138F3A  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

与CD74ACT138MG4相关器件

型号 品牌 获取价格 描述 数据表
CD74ACT138MX GE

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDSO16,
CD74ACT138MX RENESAS

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDSO16,
CD74ACT139 TI

获取价格

 		Dual 2-to-4-Line Decoder/Demultiplexer
CD74ACT139E TI

获取价格

 		Dual 2-to-4-Line Decoder/Demultiplexer
CD74ACT139E GE

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16,
CD74ACT139E ROCHESTER

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16
CD74ACT139EE4 TI

获取价格

 		DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
CD74ACT139EN ETC

获取价格

 		Logic IC
CD74ACT139EX GE

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16,
CD74ACT139F ETC

获取价格

 		Logic IC

与CD74ACT138MG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证