5秒后页面跳转
捷配首页

Datasheet > CD74ACT112M96G4
CD74ACT112M96G4 PDF预览

CD74ACT112M96G4

更新时间： 2024-11-27 05:18:07
品牌 Logo 应用领域
德州仪器 - TI 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
13页 546K
描述
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

CD74ACT112M96G4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP16,.25针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.14系列：ACT
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：9.9 mm负载电容（CL）：50 pF
逻辑集成电路类型：J-K FLIP-FLOP最大频率@ Nom-Sup：100000000 Hz
最大I（ol）：0.024 A湿度敏感等级：1
位数：2功能数量：2
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：260电源：5 V
传播延迟（tpd）：10.3 ns认证状态：Not Qualified
座面最大高度：1.75 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：NEGATIVE EDGE
宽度：3.9 mm最小 fmax：100 MHz
Base Number Matches：1

CD74ACT112M96G4 数据手册

 浏览型号CD74ACT112M96G4的Datasheet PDF文件第2页浏览型号CD74ACT112M96G4的Datasheet PDF文件第3页浏览型号CD74ACT112M96G4的Datasheet PDF文件第4页浏览型号CD74ACT112M96G4的Datasheet PDF文件第5页浏览型号CD74ACT112M96G4的Datasheet PDF文件第6页浏览型号CD74ACT112M96G4的Datasheet PDF文件第7页 
CD54ACT112, CD74ACT112  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET  
SCHS323 – JANUARY 2003  
CD54ACT112 . . . F PACKAGE  
CD74ACT112 . . . M PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
Speed of Bipolar F, AS, and S, With  
Significantly Reduced Power Consumption  
1CLK  
1K  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
Balanced Propagation Delays  
1CLR  
2CLR  
2CLK  
2K  
±24-mA Output Drive Current  
– Fanout to 15 F Devices  
1J  
1PRE  
1Q  
SCR-Latchup-Resistant CMOS Process and  
Circuit Design  
1Q  
11 2J  
Exceeds 2-kV ESD Protection Per  
MIL-STD-883, Method 3015  
10  
9
2Q  
2PRE  
2Q  
GND  
description/ordering information  
The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset  
(PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE  
and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to  
the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and  
is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs  
may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle  
flip-flops by tying J and K high.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
Tube  
CD74ACT112M  
SOIC – M  
CDIP – F  
ACT112M  
CD54ACT112F3A  
–55°C to 125°C  
Tape and reel CD74ACT112M96  
Tube CD54ACT112F3A  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUTS  
PRE  
L
CLR  
H
CLK  
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
H
L
X
H
‡
‡
L
L
X
H
H
H
H
↓
Q
Q
0
0
H
H
↓
H
L
L
H
L
H
H
↓
H
H
X
L
H
H
H
↓
H
X
Toggle  
H
H
H
Q
Q
0
0
‡
Output states are unpredictable if PRE and CLR go high  
simultaneously after both being low at the same time.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

CD74ACT112M96G4 替代型号

型号 品牌 替代类型 描述 数据表
CD74ACT112M96 TI

完全替代

 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112MG4 TI

完全替代

 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112M TI

类似代替

 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

与CD74ACT112M96G4相关器件

型号 品牌 获取价格 描述 数据表
CD74ACT112ME4 TI

获取价格

 		DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112MG4 TI

获取价格

 		DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD74ACT112MX GE

获取价格

 		J-K Flip-Flop, ACT Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, C
CD74ACT138 TI

获取价格

 		3-to-8-Line Decoders/Demultiplexers
CD74ACT138E ROCHESTER

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16
CD74ACT138E TI

获取价格

 		3-to-8-Line Decoders/Demultiplexers
CD74ACT138E RENESAS

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16,
CD74ACT138EE4 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
CD74ACT138EN ETC

获取价格

 		Logic IC
CD74ACT138EX GE

获取价格

 		Decoder/Driver, ACT Series, Inverted Output, CMOS, PDIP16,

与CD74ACT112M96G4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证