CD74AC163

更新时间： 2024-11-19 23:00:39

品牌	Logo	应用领域
德州仪器 - TI		计数器
页数	文件大小	规格书
11页	156K
描述
4-BIT SYNCHRONOUS BINARY COUNTERS

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74AC163 数据手册

CD54AC163, CD74AC163

4-BIT SYNCHRONOUS BINARY COUNTERS

SCHS299 – APRIL 2000

CD54AC163 . . . F PACKAGE

CD74AC163 . . . E OR M PACKAGE

(TOP VIEW)

Internal Look-Ahead for Fast Counting

Carry Output for n-Bit Cascading

Synchronous Counting

CLR

CLK

RCO

Synchronously Programmable

Package Options Include Plastic

Small-Outline (M), Standard Plastic (E) and

Ceramic (F) DIPs

description

ENP

GND

ENT

LOAD

The CD54AC163 and CD74AC163 devices are

4-bit binary counters. These synchronous,

presettable counters feature an internal carry

look-ahead for application in high-speed counting

designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs

change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating.

This mode of operation eliminates the output counting spikes normally associated with synchronous

(ripple-clock)counters. Abufferedclock(CLK)inputtriggersthefourflip-flopsontherising(positive-going)edge

of the clock waveform.

The counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15.

Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes

the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is synchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low

after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear

allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The

active-low output of the gate used for decoding is connected to CLR to synchronously clear the counter to 0000

(LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without

additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function.

Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a

high-level pulse while the count is maximum (9 or 15 with Q high). This high-level overflow ripple-carry pulse

can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the

level of CLK.

These devices feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that

modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of

the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the

stable setup and hold times.

The CD54AC163 is characterized for operation over the full military temperature range of –55°C to 125°C.

The CD74AC163 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...11

中文翻译

下载PDF

CD74AC163 替代型号

型号	品牌	替代类型	描述	数据表
CD54AC163	TI	功能相似	4-BIT SYNCHRONOUS BINARY COUNTERS

与CD74AC163相关器件

型号	品牌	获取价格	描述	数据表
CD74AC163E	TI	获取价格	4-BIT SYNCHRONOUS BINARY COUNTERS
CD74AC163E	RENESAS	获取价格	IC,COUNTER,UP,4-BIT BINARY,AC-CMOS,DIP,16PIN,PLASTIC
CD74AC163E	ROCHESTER	获取价格	Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS
CD74AC163EE4	TI	获取价格	Synchronous Presettable Binary Counters with Synchronous Reset 16-PDIP -55 to 125
CD74AC163EN	ETC	获取价格	Logic IC
CD74AC163EX	GE	获取价格	Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS
CD74AC163F	ETC	获取价格	Logic IC
CD74AC163M	TI	获取价格	4-BIT SYNCHRONOUS BINARY COUNTERS
CD74AC163M	RENESAS	获取价格	IC,COUNTER,UP,4-BIT BINARY,AC-CMOS,SOP,16PIN,PLASTIC
CD74AC163M	ROCHESTER	获取价格	Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS

与CD74AC163相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

25
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

17
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74AC163

CD74AC163 数据手册

CD74AC163 替代型号

与CD74AC163相关器件

与CD74AC163相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74AC163

CD74AC163 数据手册

CD74AC163 替代型号

与CD74AC163相关器件

与CD74AC163相关文章

您还可以找

您在本页遇到什么问题？