Datasheet > CD54HCT4075

CD54HCT4075

更新时间： 2024-02-22 15:17:54

品牌	Logo	应用领域
德州仪器 - TI		栅
页数	文件大小	规格书
15页	380K
描述
High Speed CMOS Logic Triple 3-Input OR Gate

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CD54HCT4075 技术参数

生命周期：	Obsolete	包装说明：	DIE,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.84	系列：	HCT
JESD-30 代码：	X-XUUC-N14	逻辑集成电路类型：	OR GATE
功能数量：	3	输入次数：	3
端子数量：	14	最高工作温度：	125 °C
最低工作温度：	-55 °C	封装主体材料：	UNSPECIFIED
封装代码：	DIE	封装形状：	UNSPECIFIED
封装形式：	UNCASED CHIP	传播延迟（tpd）：	36 ns
认证状态：	Not Qualified	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	MILITARY	端子形式：	NO LEAD
端子位置：	UPPER

CD54HCT4075 数据手册

CD54HC4075, CD74HC4075,

CD54HCT4075, CD74HCT4075

Data sheet acquired from Harris Semiconductor

SCHS210G

High-Speed CMOS Logic

Triple 3-Input OR Gate

August 1997 - Revised June 2006

Features

Description

• Buffered Inputs

The ’HC4075 and ’HCT4075 logic gates utilize silicon-gate

CMOS technology to achieve operating speeds similar to

LSTTL gates with the low power consumption of standard

CMOS integrated circuits. All devices have the ability to drive

10 LSTTL loads. The HCT logic family is functionally pin

compatible with the standard LS logic family.

• Typical Propagation Delay: 8ns at V

= 5V,

[ /Title

(CD74H

C4075,

CD74H

CT4075)

/Subject

(High

Speed

CMOS

Logic

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

PART NUMBER

CD54HC4075F3A

CD54HC4075FK

CD54HCT4075F3A

CD74HC4075E

( C)

PACKAGE

14 Ld CERDIP

20 LCCC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

• HC Types

Triple 3-

Input

- 2V to 6V Operation

14 Ld CERDIP

14 Ld PDIP

14 Ld SOIC

14 Ld SOP

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

CD74HC4075M

• HCT Types

- 4.5V to 5.5V Operation

CD74HC4075MT

CD74HC4075M96

CD74HC4075NSR

CD74HC4075PW

CD74HC4075PWR

CD74HC4075PWT

CD74HCT4075E

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

14 Ld TSSOP

14 Ld PDIP

NOTE: When ordering, use the entire part number. The sufﬁxes 96

and R denote tape and reel. The sufﬁx T denotes a small-quantity

reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...15

下载PDF

与CD54HCT4075相关器件

型号	品牌	描述	获取价格	数据表
CD54HCT4075E	ETC	Logic IC	获取价格
CD54HCT4075EN	ETC	Logic IC	获取价格
CD54HCT4075F	ETC	Logic IC	获取价格
CD54HCT4075F/3	RENESAS	HCT SERIES, TRIPLE 3-INPUT OR GATE, CDIP14	获取价格
CD54HCT4075F3A	TI	High Speed CMOS Logic Triple 3-Input OR Gate	获取价格
CD54HCT4075F3A	RENESAS	IC,LOGIC GATE,TRIPLE 3-INPUT OR,HCT-CMOS,DIP,14PIN,CERAMIC	获取价格

与CD54HCT4075相关文章

SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
2024-05-23

2
AT89C51单片机资料手册详细解析及应用示例
2024-05-23

5
CP2102资料手册解读：CP2102引脚说明、关键参数分析
2024-05-23

3
资料手册解读：UC3842参数和管脚说明
2024-05-22

5

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT4075

CD54HCT4075 技术参数

CD54HCT4075 数据手册

与CD54HCT4075相关器件

与CD54HCT4075相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT4075

CD54HCT4075 技术参数

CD54HCT4075 数据手册

与CD54HCT4075相关器件

与CD54HCT4075相关文章

您还可以找

您在本页遇到什么问题？