5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> CD54HCT161F3A
CD54HCT161F3A PDF预览

CD54HCT161F3A

更新时间： 2024-01-24 20:52:07
品牌 Logo 应用领域
德州仪器 - TI 计数器逻辑集成电路
页数 文件大小 规格书
16页 285K
描述
High-Speed CMOS Logic Presettable Counters

阅读下载

中文翻译

获取价格

CD54HCT161F3A 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：DIP, DIP16,.3Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.62
其他特性：TCO OUTPUT计数方向：UP
系列：HCTJESD-30 代码：R-GDIP-T16
JESD-609代码：e0负载电容（CL）：50 pF
负载/预设输入：YES逻辑集成电路类型：BINARY COUNTER
最大频率@ Nom-Sup：20000000 Hz最大I（ol）：0.004 A
工作模式：SYNCHRONOUS位数：4
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装等效代码：DIP16,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V认证状态：Not Qualified
筛选级别：38535Q/M;38534H;883B子类别：Counters
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：MILITARY
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE

CD54HCT161F3A 数据手册

 浏览型号CD54HCT161F3A的Datasheet PDF文件第2页浏览型号CD54HCT161F3A的Datasheet PDF文件第3页浏览型号CD54HCT161F3A的Datasheet PDF文件第4页浏览型号CD54HCT161F3A的Datasheet PDF文件第5页浏览型号CD54HCT161F3A的Datasheet PDF文件第6页浏览型号CD54HCT161F3A的Datasheet PDF文件第7页 
CD54/74HC161, CD54/74HCT161,  
CD54/74HC163, CD54/74HCT163  
The CD54HCT161 is obsolete  
and no longer is supplied.  
Data sheet acquired from Harris Semiconductor  
SCHS154D  
High-Speed CMOS Logic  
Presettable Counters  
February 1998 - Revised October 2003  
Two count enables, PE and TE, in each counter are  
provided for n-bit cascading. In all counters reset action  
occurs regardless of the level of the SPE, PE and TE inputs  
(and the clock input, CP, in the ’HC161 and ’HCT161  
types).  
Features  
• ’HC161, ’HCT161 4-Bit Binary Counter,  
Asynchronous Reset  
[ /Title  
(CD74  
HC161  
,
CD74  
HCT16  
1,  
CD74  
HC163  
,
CD74  
HCT16  
3)  
• ’HC163, ’HCT163 4-Bit Binary Counter,  
Synchronous Reset  
If a decade counter is preset to an illegal state or assumes  
an illegal state when power is applied, it will return to the  
normal sequence in one count as shown in state diagram.  
• Synchronous Counting and Loading  
• Two Count Enable Inputs for n-Bit Cascading  
• Look-Ahead Carry for High-Speed Counting  
The look-ahead carry feature simplifies serial cascading of  
the counters. Both count enable inputs (PE and TE) must  
be high to count. The TE input is gated with the Q outputs  
of all four stages so that at the maximum count the terminal  
count (TC) output goes high for one clock period. This TC  
pulse is used to enable the next cascaded stage.  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
Ordering Information  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
TEMP. RANGE  
o
• HC Types  
PART NUMBER  
CD54HC161F3A  
CD54HC163F3A  
CD54HCT163F3A  
CD74HC161E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
/Sub-  
ject  
- 2V to 6V Operation  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
(High  
Speed  
CMOS  
Logic  
Preset-  
table  
Counte  
rs)  
/Autho  
r ()  
/Key-  
words  
(High  
Speed  
CMOS  
Logic  
Preset-  
table  
Counte  
rs,  
High  
Speed  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
CD74HC161M  
IL  
IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
OL OH  
l
CD74HC161MT  
CD74HC161M96  
CD74HC163E  
Description  
The ’HC161, ’HCT161, ’HC163, and ’HCT163 are  
presettable synchronous counters that feature look-ahead  
carry logic for use in high-speed counting applications. The  
’HC161 and ’HCT161 are asynchronous reset decade and  
binary counters, respectively; the ’HC163 and ’HCT163  
devices are decade and binary counters, respectively, that  
are reset synchronously with the clock. Counting and  
parallel presetting are both accomplished synchronously  
with the negative-to-positive transition of the clock.  
CD74HC163M  
CD74HC163MT  
CD74HC163M96  
CD74HCT161E  
CD74HCT161M  
CD74HCT161MT  
CD74HCT161M96  
CD74HCT163E  
CD74HCT163M  
CD74HCT163MT  
CD74HCT163M96  
A low level on the synchronous parallel enable input, SPE,  
disables counting operation and allows data at the P0 to P3  
inputs to be loaded into the counter (provided that the  
setup and hold requirements for SPE are met).  
All counters are reset with a low level on the Master Reset  
input, MR. In the ’HC163 and ’HCT163 counters  
(synchronous reset types), the requirements for setup and  
hold time with respect to the clock must be met.  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel of  
250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...16

中文翻译

下载PDF

CD54HCT161F3A 替代型号

型号 品牌 替代类型 描述 数据表
CD74HCT161M96 TI

完全替代

 High-Speed CMOS Logic Presettable Counters
CD74HCT161M TI

完全替代

 High Speed CMOS Logic Presettable Counters
CD74HCT161E TI

完全替代

 High Speed CMOS Logic Presettable Counters

与CD54HCT161F3A相关器件

型号 品牌 获取价格 描述 数据表
CD54HCT161H/3 RENESAS

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
CD54HCT161H/3A RENESAS

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC16
CD54HCT161M ETC

获取价格

 		Logic IC
CD54HCT162E ETC

获取价格

 		Logic IC
CD54HCT162EN ETC

获取价格

 		Logic IC
CD54HCT162F ETC

获取价格

 		Logic IC
CD54HCT162F/3 RENESAS

获取价格

 		Decade Counter, HCT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMO
CD54HCT162F3A RENESAS

获取价格

 		Decade Counter, HCT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMO
CD54HCT162H/3A RENESAS

获取价格

 		HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, UUC16
CD54HCT162M ETC

获取价格

 		Logic IC

与CD54HCT161F3A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证