5秒后页面跳转
CD54HC138F PDF预览

CD54HC138F

更新时间: 2024-11-19 21:54:23
品牌 Logo 应用领域
德州仪器 - TI 解码器解复用器
页数 文件大小 规格书
14页 351K
描述
High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting

CD54HC138F 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.27其他特性:TWO ACTIVE LOW AND ONE ACTIVE HIGH ENABLE INPUTS
系列:HC/UH输入调节:STANDARD
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大I(ol):0.0052 A位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V最大电源电流(ICC):0.08 mA
Prop。Delay @ Nom-Sup:30 ns传播延迟(tpd):225 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.92 mm
Base Number Matches:1

CD54HC138F 数据手册

 浏览型号CD54HC138F的Datasheet PDF文件第2页浏览型号CD54HC138F的Datasheet PDF文件第3页浏览型号CD54HC138F的Datasheet PDF文件第4页浏览型号CD54HC138F的Datasheet PDF文件第5页浏览型号CD54HC138F的Datasheet PDF文件第6页浏览型号CD54HC138F的Datasheet PDF文件第7页 
CD54/74HC138, CD54/74HCT138,  
CD54/74HC238, CD54/74HCT238  
Data sheet acquired from Harris Semiconductor  
SCHS147I  
High-Speed CMOS Logic 3- to 8-Line Decoder/  
Demultiplexer Inverting and Noninverting  
October 1997 - Revised August 2004  
Features  
Ordering Information  
• Select One Of Eight Data Outputs  
Active Low for 138, Active High for 238  
TEMP. RANGE  
o
PART NUMBER  
CD54HC138F3A  
CD54HC238F3A  
CD54HCT138F3A  
CD54HCT238F3A  
CD74HC138E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
[ /Title  
(CD74  
HC138  
,
CD74  
HCT13  
8,  
CD74  
HC238  
,
CD74  
HCT23  
8)  
• l/O Port or Memory Selector  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• Three Enable Inputs to Simplify Cascading  
• Typical Propagation Delay of 13 ns at V  
CC  
= 5 V,  
o
C = 15 pF, T = 25 C  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
CD74HC138M  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
CD74HC138MT  
CD74HC138M96  
CD74HC238E  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
• HC Types  
CD74HC238M  
/Sub-  
ject  
(High  
Speed  
- 2 V to 6 V Operation  
CD74HC238MT  
CD74HC238M96  
CD74HC238NSR  
CD74HC238PW  
CD74HC238PWR  
CD74HC238PWT  
CD74HCT138E  
CD74HCT138M  
CD74HCT138MT  
CD74HCT138M96  
CD74HCT238E  
CD74HCT238M  
CD74HCT238M96  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5 V  
CC  
• HCT Types  
- 4.5-V to 5.5-V Operation  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8 V (Max), V = 2 V (Min)  
IL  
IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
Description  
The ’HC138, ’HC238, ’HCT138, and ’HCT238 are high-speed  
silicon-gate CMOS decoders well suited to memory address  
decoding or data-routing applications. Both circuits feature  
low power consumption usually associated with CMOS  
circuitry, yet have speeds comparable to low-power Schottky  
TTL logic. Both circuits have three binary select inputs (A0,  
A1, and A2). If the device is enabled, these inputs determine  
which one of the eight normally high outputs of the  
HC/HCT138 series go low or which of the normally low  
outputs of the HC/HCT238 series go high.  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
Two active low and one active high enables (E1, E2, and E3)  
are provided to ease the cascading of decoders. The  
decoder’s eight outputs can drive ten low-power Schottky  
TTL equivalent loads.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2004, Texas Instruments Incorporated  
1

CD54HC138F 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC138E TI

完全替代

High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer Inverting and Non-Inverting
SNJ54HC138J TI

完全替代

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54HC138J TI

完全替代

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与CD54HC138F相关器件

型号 品牌 获取价格 描述 数据表
CD54HC138F/3A ROCHESTER

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16
CD54HC138F/3A RENESAS

获取价格

IC HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16, Decoder/Driver
CD54HC138F3 RENESAS

获取价格

Decoder/Driver, HC/UH Series, Inverted Output, CMOS, CDIP16
CD54HC138F3A TI

获取价格

High-Speed CMOS Logic 3- to 8-Line Decoder/ Demultiplexer Inverting and Noninverting
CD54HC138F3A RENESAS

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC138F3A ROCHESTER

获取价格

Decoder/Driver, HC/UH Series, Inverted Output, CMOS, CDIP16
CD54HC138H RENESAS

获取价格

CD54HC138H
CD54HC138H/3 RENESAS

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, UUC16
CD54HC138H/3A RENESAS

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, UUC16
CD54HC138M ETC

获取价格

Logic IC