CD54AC373/3A
CD54ACT373/3A
S E M I C O N D U C T O R
COMPLETE DATA SHEET
COMING SOON!
Octal Transparent Latch
Three-State, Non-Inverting
June 1997
Description
Functional Diagram
The CD54AC373/3A and CD54ACT373/3A are octal trans-
parent three-state latches that utilize the Harris Advanced
CMOS Logic technology. The outputs are transparent to the
inputs when the Latch Enable (LE) is HIGH. When the Latch
Enable (LE) goes LOW, the data is latched. The Output
Enable (OE) controls the three-state outputs. When the Out-
put Enable (OE) is HIGH, the outputs are in the high-imped-
ance state. The latch operation is independent of the state of
the Output Enable.
D0
D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
The CD54AC373/3A and CD54ACT373/3A are supplied in
20 lead dual-in-line ceramic packages (F suffix).
ACT INPUT LOAD TABLE
LE
INPUT
OE
UNIT LOAD (NOTE 1)
OE
0.87
0.5
Dn
LE
0.8
NOTE:
1. Unit load is ∆I limit specified in DC Electrical Specifications
CC
o
Table, e.g., 2.4mA Max at +25 C.
Absolute Maximum Ratings
DC Supply Voltage, V . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +6V
Power Dissipation Per Package, P
CC
D
o
o
DC Input Diode Current, I
T = -55 C to +100 C (Package F) . . . . . . . . . . . . . . . . . . 500mW
IK
A
o
o
For V < -0.5V or V > V + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
T = +100 C to +125 C (Package F) . . . . . . . . Derate Linearly at
I
I
CC
A
o
DC Output Diode Current, I
8mW/ C to 300mW
OK
For V < -0.5V or V > V + 0.5V. . . . . . . . . . . . . . . . . . . . .±50mA Operating Temperature Range, T
O
O
CC
A
o
o
DC Output Source or Sink Current, Per Output Pin, I
Package Type F. . . . . . . . . . . . . . . . . . . . . . . . . .-55 C to +125 C
O
o
o
For V > -0.5V or V < V + 0.5V. . . . . . . . . . . . . . . . . . . . .±50mA
Storage Temperature, T
. . . . . . . . . . . . . . . . . .-65 C to +150 C
O
O
CC
STG
DC V or GND Current, I or I
Lead Temperature (During Soldering)
CC
CC
GND
For Up to 4 Outputs Per Device, Add ±25mA For Each
Additional Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±100mA
At Distance 1/16in. ± 1/32in. (1.59mm ± 0.79mm)
From Case For 10s Max . . . . . . . . . . . . . . . . . . . . . . . . . . +265 C
Unit Inserted Into a PC Board (Min Thickness 1/16in., 1.59mm)
o
o
With Solder Contacting Lead Tips Only. . . . . . . . . . . . . . . +300 C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Recommended Operating Conditions
o
o
Supply Voltage Range, V
Operating Temperature, T . . . . . . . . . . . . . . . . . . .-55 C to +125 C
CC
A
Unless Otherwise Specified, All Voltages Referenced to GND
Input Rise and Fall Slew Rate, dt/dv
T = Full Package Temperature Range
CD54AC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
CD54ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
at 1.5V to 3V (AC Types) . . . . . . . . . . . . . . . . . . . 0ns/V to 50ns/V
at 3.6V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 20ns/V
at 4.5V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 10ns/V
A
DC Input or Output Voltage, V , V . . . . . . . . . . . . . . . . . . 0V to V
CC
I
O
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
File Number 3909
Copyright © Harris Corporation 1994
1
5秒后页面跳转
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
AMD宣布全球裁员约1000人，调整战略聚焦增长
英伟达新AI芯片Rubin或提前半年亮相
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
