5秒后页面跳转
捷配首页

Datasheet > CD4536BFMSR
CD4536BFMSR PDF预览

CD4536BFMSR

更新时间： 2024-11-16 14:33:07
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
13页 150K
描述
4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 24-BIT UP BINARY COUNTER, CDIP16, FRIT SEALED, DIP-16

阅读下载

中文翻译

获取价格

CD4536BFMSR 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：DIP包装说明：FRIT SEALED, DIP-16
针数：16Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.42
Is Samacsys：N计数方向：UP
系列：4000/14000/40000JESD-30 代码：R-GDIP-T16
JESD-609代码：e0负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER工作模式：SYNCHRONOUS
位数：24功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
传播延迟（tpd）：10800 ns认证状态：Not Qualified
座面最大高度：5.08 mm标称供电电压 (Vsup)：5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.62 mm
最小 fmax：0.37 MHzBase Number Matches：1

CD4536BFMSR 数据手册

 浏览型号CD4536BFMSR的Datasheet PDF文件第2页浏览型号CD4536BFMSR的Datasheet PDF文件第3页浏览型号CD4536BFMSR的Datasheet PDF文件第4页浏览型号CD4536BFMSR的Datasheet PDF文件第5页浏览型号CD4536BFMSR的Datasheet PDF文件第6页浏览型号CD4536BFMSR的Datasheet PDF文件第7页 
CD4536BMS  
CMOS Programmable Timer  
December 1992  
Features  
Description  
• High Voltage Type (20V Rating)  
• 24 Flip-Flop Stage - Counts from 20 to 224  
• Last 16 Stages Selectable by BCD Select Code  
• Bypass Input Allows Bypassing First 8 Stages  
• On-Chip RC Oscillator Provision  
• Clock Inhibit Input  
CD4536BMS is a programmable timer consisting of 24 ripple  
binary counter stages. The salient feature of this device is its  
flexibility. The device can count from 1 to 224 or the first 8  
stages can be bypassed to allow an output, selectable by a  
4-bit code, from any one of the remaining 16 stages. It can  
be driven by an external clock or an RC oscillator that can be  
constructed using on-chip components. Input IN1 serves as  
either the external clock input or the input to the on-chip RC  
oscillator. OUT1 and OUT2 are connection terminals for the  
external RC components. In addition, an on-chip monostable  
circuit is provided to allow a variable pulse width output. Var-  
ious timing functions can be achieved using combinations of  
these capabilities.  
• Schmitt Trigger in clock Line Permits Operation with  
Very Long Rise and Fall Times  
• On-Chip Monostable Output Provision  
• Typical fCL = 3MHz at VDD = 10V  
• Test Mode Allows Fast Test Sequence  
• Set and Reset Inputs  
A logic 1 on the 8-BYPASS input enables a bypass of the  
first 8 stages and makes stage 9 the first counter stage of  
the last 16 stages. Selection of 1 of 16 outputs is accom-  
plished by the decoder and the BCD inputs A, B, C and D.  
MONO IN is the timing input for the on-chip monostable  
oscillator. Grounding of the MONO IN terminal through a  
resistor of 10kΩ or higher, disables the one-shot circuit and  
connects the decoder directly to the DECODE OUT terminal.  
A resistor to VDD and a capacitor to ground from the MONO  
IN terminal enables the one-shot circuit and controls its  
pulse width.  
• Capable of Driving Two Low Power TTL Loads, One  
Lower Power Schottky Load, or Two HTL Loads Over  
the Rated Temperature Range  
• 100% Tested for Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
• Standardized, Symmetrical Output Characteristics  
A fast test mode is enabled by a logic 1 on 8-BYPASS, SET,  
and RESET. This mode divides the 24-stage counter into  
three 8-stage sections to facilitate a fast test sequence.  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
The CD4536BMS is supplied in these 16-lead outline packages:  
Braze Seal DIP  
Frit Seal DIP  
Ceramic Flatpack  
H4X  
H1F  
H6W  
Functional Diagram  
Pinout  
CD4536BMS  
TOP VIEW  
CLOCK  
INHIBIT  
IN 1  
OSC  
INHIBIT  
RS  
SET  
RESET  
1
2
3
4
5
6
7
8
16 VDD  
8-BYPASS  
6
14  
7
3
15 MONO IN  
14 OSC INHIBIT  
13 DECODE OUT  
12 D  
IN 1  
9
4
A
RT  
OUT 1  
OUT 1  
10  
B
BINARY  
SELECT  
11  
12  
1
5
OUT 2  
C
D
OUT 2  
8-BYPASS  
CLOCK INHIBIT  
VSS  
11  
C
BINARY  
SELECT  
13  
DECODE  
OUT  
10 B  
SET  
2
RESET  
9
A
15  
VSS = 8  
VDD = 16  
MONO IN  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3345  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-1236  
1234567...13

中文翻译

下载PDF

与CD4536BFMSR相关器件

型号 品牌 获取价格 描述 数据表
CD4536BHMSR RENESAS

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 24-BIT UP BINARY COUNTER, UUC16, DIE-
CD4536B-MIL TI

获取价格

 		CMOS 可编程计时器
CD4536BMS INTERSIL

获取价格

 		CMOS Programmable Timer
CD4536BNSR MACOM

获取价格

 		CMOS Programmable Timer
CD4536BNSR TI

获取价格

 		CMOS Programmable Timer
CD4536BNSRE4 MACOM

获取价格

 		CMOS Programmable Timer
CD4536BNSRE4 TI

获取价格

 		CMOS Programmable Timer
CD4536BNSRG4 TI

获取价格

 		CMOS Programmable Timer
CD4536BNSRG4 MACOM

获取价格

 		CMOS Programmable Timer
CD4536BPW MACOM

获取价格

 		CMOS Programmable Timer

与CD4536BFMSR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证