CD4078BMS
CMOS 8 Input NOR/OR Gate
December 1992
CD4078BMS
TOP VIEW
Features
• High Voltage Type (20V Rating)
Pinout
• Medium Speed Operation
K **
A
1
2
3
4
5
6
7
14 VDD
13 J *
12 H
- tPHL, tPLH = 75ns (Typ.) at VDD = 10V
• Buffered Inputs and Output
B
• 5V, 10V and 15V Parametric Ratings
• Standardized, Symmetrical Output Characteristics
• 100% Tested for Quiescent Current at 20V
C
11 G
D
10 F
NC
VSS
9
8
E
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
NC
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
**K = A + B + C + D + E + F + G + H
J = A + B + C + D + E + F + G + H
*
NC = NO CONNECTION
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Functional Diagram
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
2
A
3
B
4
C
5
Description
CD4078BMS NOR/OR Gate provides the system designer with
direct implementation of the positive logic 8 input NOR and OR
functions and supplements the existing family of CMOS gates.
1
K
D
13
J
9
E
10
The CD4078BMS is supplied in these 14 lead outline packages:
F
11
12
J = A + B + C + D + E + F + G + H
K = A + B + C + D + E + F + G + H
6, 8 = NO CONNECTION
VDD = 14
G
H
Braze Seal DIP
Frit Seal DIP
H4Q
H1B
Ceramic Flatpack H3W
VSS = 7
Logic Diagram
A
B
2
3
C
D
E
F
4
5
13
J
9
1
K
10
11
12
G
H
FIGURE 1. LOGIC DIAGRAM
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 3326
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-1038