5秒后页面跳转
CD4077BMS PDF预览

CD4077BMS

更新时间: 2024-10-25 22:54:19
品牌 Logo 应用领域
英特矽尔 - INTERSIL 逻辑集成电路光电二极管
页数 文件大小 规格书
8页 75K
描述
CMOS Quad Exclusive OR and Exclusive NOR Gates

CD4077BMS 数据手册

 浏览型号CD4077BMS的Datasheet PDF文件第2页浏览型号CD4077BMS的Datasheet PDF文件第3页浏览型号CD4077BMS的Datasheet PDF文件第4页浏览型号CD4077BMS的Datasheet PDF文件第5页浏览型号CD4077BMS的Datasheet PDF文件第6页浏览型号CD4077BMS的Datasheet PDF文件第7页 
CD4070BMS  
CD4077BMS  
CMOS Quad Exclusive OR and  
Exclusive NOR Gates  
December 1992  
CD4070BMS  
TOP VIEW  
Features  
Pinouts  
• High Voltage Types (20V Rating)  
• CD4070BMS - Quad Exclusive OR Gate  
• CD4077BMS - Quad Exclusive NOR Gate  
A
B
B
D
C
D
1
2
3
4
5
6
7
14 VDD  
13 H  
J = A  
K = C  
12 G  
• Medium Speed Operation  
11 M = G  
10 L = E  
H
- tPHL, tPLH = 65ns (Typ.) at VDD = 10V, CL = 50pF  
F
• 5V, 10V and 15V Parametric Ratings  
9
8
F
E
VSS  
• Standardized, Symmetrical Output Characteristics  
• 100% Tested for Quiescent Current at 20V  
CD4077BMS  
TOP VIEW  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
A
B
1
2
3
4
5
6
7
14 VDD  
13 H  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
J = A  
K = C  
B
D
C
D
12 G  
- 2V at VDD = 10V  
11 M = G  
10 L = E  
H
- 2.5V at VDD = 15V  
F
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
9
8
F
E
VSS  
Applications  
Functional Diagram  
• Logical Comparators  
• Parity Generators and Checkers  
• Adders/Subtractors  
1
A
3
J
2
B
J = A  
K = C  
B
D
5
6
C
D
4
K
L
M = G  
L = E  
H
F
Description  
8
9
E
F
10  
11  
CD4070BMS contains four independent Exclusive OR gates.  
The CD4077BMS contains four independent Exclusive NOR  
gates.  
VSS = 7  
VDD = 14  
12  
13  
G
H
M
The CD4070BMS and CD4077BMS provide the system  
designer with a means for direct implementation of the  
Exclusive OR and Exclusive NOR functions, respectively.  
CD4070BMS  
The CD4070BMS and CD4077BMS are supplied in these 14  
lead outline packages:  
1
2
A
B
3
4
J
Braze Seal DIP  
Frit Seal DIP  
H4Q  
H1B  
*H4F  
J = A  
K = C  
B
D
5
6
C
D
K
L
8
9
Ceramic Flatpack  
*CD4070B Only  
†H3W  
E
F
M = G  
L = E  
H
F
10  
11  
†CD4077B Only  
12  
13  
G
H
M
CD4077BMS  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3322  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-455  

与CD4077BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4077BMT TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BMTE4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BMTG4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BNSR TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BNSRE4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BNSRG4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BPW TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BPWE4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BPWG4 TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate
CD4077BPWR TI

获取价格

CMOS Quad Exclusive-OR and Exclusive-NOR Gate