CD4073BMS, CD4081BMS
CD4082BMS
CMOS AND Gate
January 1993
Features
Pinout
CD4073BMS
TOP VIEW
• High-Voltage Types (20V Rating)
• CD4073BMS Triple 3-Input AND Gate
• CD4081BMS Quad 2-Input AND Gate
• CD4082BMS Dual 4-Input AND Gate
A
1
2
3
4
5
6
7
14 VDD
B
13
12
11
G
H
I
• Medium Speed Operation:
D
- tPLH, tPHL = 60ns (typ) at VDD = 10V
E
• 100% Tested for Quiescent Current at 20V
F
K = D • E • F
VSS
10 L = G • H • I
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
9
8
J = A • B • C
C
• Noise Margin (Over Full Package Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
CD4081BMS
TOP VIEW
- 2.5V at VDD = 15V
• Standardized Symmetrical Output Characteristics
• 5V, 10V and 15V Parametric Ratings
A
1
2
3
4
5
6
7
14 VDD
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
B
J = A • B
K = C • D
C
13
12
H
G
11 M = G • H
10 L = E • F
Description
CD4073BMS, CD4081BMS and CD4082BMS AND gates
provide the system designer with direct implementation of
the AND function and supplement the existing family of
CMOS gates.
D
9
8
F
E
VSS
The CD4073BMS, CD4081BMS and CD4082BMS are supplied
in these 14 lead outline packages:
CD4082BMS
TOP VIEW
Braze Seal DIP
Frit Seal DIP
*H4Q †H4H
*H1B
J = A • B • C • D
1
2
3
4
5
6
7
14 VDD
D
C
13 K = E • F • G • H
Ceramic Flatpack
*H3W
12
11
10
9
H
*CD4073B, CD4081B †CD4082B
B
G
F
A
NC
VSS
E
8
NC
NC = NO CONNECTION
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 3324
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-433