5秒后页面跳转
捷配首页

Datasheet > CD40103BDMSR
CD40103BDMSR PDF预览

CD40103BDMSR

更新时间： 2024-02-03 07:59:36
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件输出元件逻辑集成电路触发器
页数 文件大小 规格书
13页 168K
描述
4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, CDIP16

阅读下载

中文翻译

获取价格

CD40103BDMSR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.35
其他特性：TCO OUTPUT; RESET TO MAX COUNT; INPUT AC PARAMETRIC VALUES NOT FROM POST RADIATION MEASUREMENT计数方向：DOWN
系列：4000/14000/40000JESD-30 代码：R-CDIP-T16
JESD-609代码：e0长度：19.05 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER最大频率@ Nom-Sup：700000 Hz
最大I（ol）：0.00036 A工作模式：SYNCHRONOUS
位数：8功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5/15 V
Prop。Delay @ Nom-Sup：1755 ns传播延迟（tpd）：810 ns
认证状态：Not Qualified筛选级别：MIL-PRF-38535 Class V
座面最大高度：5.08 mm子类别：Counters
最大供电电压 (Vsup)：18 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：MILITARY
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED总剂量：100k Rad(Si) V
触发器类型：POSITIVE EDGE宽度：7.62 mm
最小 fmax：0.52 MHzBase Number Matches：1

CD40103BDMSR 数据手册

 浏览型号CD40103BDMSR的Datasheet PDF文件第2页浏览型号CD40103BDMSR的Datasheet PDF文件第3页浏览型号CD40103BDMSR的Datasheet PDF文件第4页浏览型号CD40103BDMSR的Datasheet PDF文件第5页浏览型号CD40103BDMSR的Datasheet PDF文件第6页浏览型号CD40103BDMSR的Datasheet PDF文件第7页 
CD40102BMS  
CD40103BMS  
CMOS 8-Stage Presettable  
Synchronous Down Counters  
December 1992  
Features  
Description  
• High Voltage Type (20V Rating)  
• CD40102BMS: 2-Decade BCD Type  
• CD40103BMS: 8-Bit Binary Type  
• Synchronous or Asynchronous Preset  
CD40102BMS and CD40103BMS consist of an 8-stage syn-  
chronous down counter with a single output which is active  
when the internal count is zero. The CD40102BMS is config-  
ured as two cascaded 4-bit BCD counters, and the  
CD40103BMS contains a single 8-bit binary counter. Each  
type has control inputs for enabling or disabling the clock, for  
clearing the counter to its maximum count, and for presetting  
the counter either synchronously or asynchronously. All con-  
trol inputs and the CARRY-OUT/ZERO-DETECT output are  
active-low logic.  
• Medium Speed Operation  
- fCL = 3.6MHz (Typ) at 10V  
• Cascadable  
• 100% Tested for Quiescent Current at 20V  
In normal operation, the counter is decremented by one  
count on each positive transition of the CLOCK. Counting is  
inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE)  
inputs is high. The CARRY-OUT/ZERO-DETECT (CO/ZD)  
output goes low when the count reaches zero if the CI/CE  
input is low, and remains low for one full clock period.  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
- 2V at VDD = 10V  
When the SYNCHRONOUS PRESET-ENABLE (SPE) input  
is low, data at the JAM input is clocked into the counter on  
the next positive clock transition regardless of the state of  
the CI/CE input. When the ASYNCHRONOUS PRESET-  
ENABLE (APE) input is low, data at the JAM inputs is asyn-  
chronously forced into the counter regardless of the state of  
the SPE, CI/CE, or CLOCK inputs. JAM inputs J0-J7 repre-  
sent two 4-bit BCD words for the CD40102BMS and a single  
8-bit binary word for the CD40103BMS.  
- 2.5V at VDD = 15V  
• Standardized Symmetrical Output Characteristics  
• 5V, 10V and 15V Parametric Ratings  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
When the CLEAR (CLR) input is low, the counter is asyn-  
chronously cleared to its maximum count (9910 for the  
CD40102BMS and 25510 for the CD40103BMS) regardless  
of the state of any other input. The precedence relationship  
between control inputs is indicated in the truth table.  
Applications  
• Divide-By- “N” Counters  
• Programmable Times  
• Interrupt Timers  
If all control inputs except CI/CE are high at the time of zero  
count, the counters will jump to the maximum count, giving a  
counting sequence of 100 or 256 clock pulses long.  
• Cycle/Program Counter  
This causes the CO/ZD output to go low to enable the clock  
on each succeeding clock pulse.  
Pinout  
CD40102BMS, CD40130BMS  
The CD40102BMS and CD40103BMS may be cascaded  
using the CI/CE input and the CO/ZD output, in either a syn-  
chronous or ripple mode as shown in Figures 16 and 17.  
TOP VIEW  
CLOCK  
CLEAR  
1
2
3
4
5
6
7
8
16 VDD  
The CD40102MS and CD40103BMS are supplied in these  
16-lead outline packages:  
SYNCHRONOUS  
PRESET ENABLE  
CARRY OUT/  
15  
14  
CARRY IN/  
COUNTER ENABLE  
ZERO DETECT  
Braze Seal DIP  
Frit Seal DIP  
Ceramic Flatpack  
*CD40102B Only  
*H4W †H4X  
J0  
13 J7  
12 J6  
11 J5  
10 J4  
*H1L  
H6W  
†H1F  
J1  
J2  
†CD40130B Only  
J3  
9
ASYNCHRONOUS  
PRESET ENABLE  
VSS  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3351  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-1294  
1234567...13

中文翻译

下载PDF

与CD40103BDMSR相关器件

型号 品牌 获取价格 描述 数据表
CD40103BE TI

获取价格

 		CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
CD40103BE ROCHESTER

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, PDIP16
CD40103BE RENESAS

获取价格

 		BINARY COUNTER
CD40103BE98 RENESAS

获取价格

 		CD40103BE98
CD40103BEE4 TI

获取价格

 		CMOS 8 级可预置 8 位二进制同步递减计数器 | N | 16 | -55 to 1
CD40103BEX RENESAS

获取价格

 		IC,COUNTER,DOWN,8-BIT BINARY,CMOS,DIP,16PIN,PLASTIC
CD40103BEX98 RENESAS

获取价格

 		CD40103BEX98
CD40103BF TI

获取价格

 		CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
CD40103BF RENESAS

获取价格

 		IC,COUNTER,DOWN,8-BIT BINARY,CMOS,DIP,16PIN,CERAMIC
CD40103BF3 RENESAS

获取价格

 		4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN BINARY COUNTER, CDIP16, DI

与CD40103BDMSR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证