5秒后页面跳转
CAT28LV64JA-30T PDF预览

CAT28LV64JA-30T

更新时间: 2024-11-30 03:01:51
品牌 Logo 应用领域
CATALYST 可编程只读存储器
页数 文件大小 规格书
10页 82K
描述
64K-Bit CMOS PARALLEL E2PROM

CAT28LV64JA-30T 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP,
针数:28Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.03最长访问时间:300 ns
其他特性:100000 PROGRAM/ERASE CYCLES; 100 YEAR DATA RETENTION数据保留时间-最小值:100
JESD-30 代码:R-PDSO-G28JESD-609代码:e0
长度:17.9 mm内存密度:65536 bit
内存集成电路类型:EEPROM内存宽度:8
湿度敏感等级:1功能数量:1
端子数量:28字数:8192 words
字数代码:8000工作模式:ASYNCHRONOUS
最高工作温度:105 °C最低工作温度:-40 °C
组织:8KX8封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):240编程电压:3 V
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
最长写入周期时间 (tWC):5 msBase Number Matches:1

CAT28LV64JA-30T 数据手册

 浏览型号CAT28LV64JA-30T的Datasheet PDF文件第2页浏览型号CAT28LV64JA-30T的Datasheet PDF文件第3页浏览型号CAT28LV64JA-30T的Datasheet PDF文件第4页浏览型号CAT28LV64JA-30T的Datasheet PDF文件第5页浏览型号CAT28LV64JA-30T的Datasheet PDF文件第6页浏览型号CAT28LV64JA-30T的Datasheet PDF文件第7页 
Preliminary  
CAT28LV64  
64K-Bit CMOS PARALLEL E2PROM  
FEATURES  
CMOS and TTL Compatible I/O  
3.0V to 3.6 V Supply  
Automatic Page Write Operation:  
– 1 to 32 Bytes in 5ms  
Read Access Times:  
– 250/300/350ns  
– Page Load Timer  
Low Power CMOS Dissipation:  
– Active: 8 mA Max.  
End of Write Detection:  
– Toggle Bit  
– Standby: 100 µA Max.  
DATA Polling  
Simple Write Operation:  
Hardware and Software Write Protection  
100,000 Program/Erase Cycles  
100 Year Data Retention  
– On-Chip Address and Data Latches  
– Self-Timed Write Cycle with Auto-Clear  
Fast Write Cycle Time:  
– 5ms Max.  
Commercial, Industrial and Automotive  
Temperature Ranges  
DESCRIPTION  
The CAT28LV64 is a low voltage, low power, CMOS  
parallel E2PROM organized as 8K x 8-bits. It requires a  
simple interface for in-system programming. On-chip  
addressanddatalatches,self-timedwritecyclewithauto-  
clear and VCC power up/down write protection eliminate  
additional timing and protection hardware. DATA Polling  
and Toggle status bit signal the start and end of the self-  
timed write cycle. Additionally, the CAT28LV64 features  
hardware and software write protection.  
The CAT28LV64 is manufactured using Catalyst’s ad-  
vanced CMOS floating gate technology. It is designed to  
endure 100,000 program/erase cycles and has a data  
retention of 100 years. The device is available in JEDEC  
approved 28-pin DIP, 28-pin TSOP, 28-pin SOIC or 32-  
pin PLCC packages.  
BLOCK DIAGRAM  
8,192 x 8  
E2PROM  
ARRAY  
ROW  
DECODER  
ADDR. BUFFER  
A –A  
5
12  
& LATCHES  
INADVERTENT  
WRITE  
PROTECTION  
HIGH VOLTAGE  
GENERATOR  
32 BYTE PAGE  
REGISTER  
V
CC  
CE  
OE  
WE  
CONTROL  
LOGIC  
I/O BUFFERS  
DATA POLLING  
AND  
TIMER  
TOGGLE BIT  
I/O –I/O  
0
7
ADDR. BUFFER  
& LATCHES  
A –A  
COLUMN  
DECODER  
0
4
5094 FHD F02  
Doc. No. 25035-00 2/98  
© 1998 by Catalyst Semiconductor, Inc.  
Characteristics subject to change without notice  
1

与CAT28LV64JA-30T相关器件

型号 品牌 获取价格 描述 数据表
CAT28LV64JA-35 CATALYST

获取价格

EEPROM, 8KX8, 350ns, Parallel, CMOS, PDSO28, SOIC-28
CAT28LV64JA-35T CATALYST

获取价格

64K-Bit CMOS PARALLEL E2PROM
CAT28LV64JI-15T ONSEMI

获取价格

64 kb CMOS Parallel EEPROM
CAT28LV64JI-15T CATALYST

获取价格

64K-Bit CMOS PARALLEL EEPROM
CAT28LV64JI-20T CATALYST

获取价格

64K-Bit CMOS PARALLEL EEPROM
CAT28LV64JI-20T ONSEMI

获取价格

64 kb CMOS Parallel EEPROM
CAT28LV64JI-25T ONSEMI

获取价格

64 kb CMOS Parallel EEPROM
CAT28LV64JI-25T CATALYST

获取价格

64K-Bit CMOS PARALLEL EEPROM
CAT28LV64JI-25TE13 CATALYST

获取价格

EEPROM, 8KX8, 250ns, Parallel, CMOS, PDSO28, 0.300 INCH, SOIC-28
CAT28LV64JI-25TE7 CATALYST

获取价格

EEPROM, 8KX8, 250ns, Parallel, CMOS, PDSO28, 0.300 INCH, SOIC-28