5秒后页面跳转
捷配首页

Datasheet > CA3224
CA3224 PDF预览

CA3224

更新时间： 2024-11-22 22:38:47
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
6页 65K
描述
Automatic Picture Tube Bias Control Circuit

阅读下载

中文翻译

获取价格

CA3224 数据手册

 浏览型号CA3224的Datasheet PDF文件第2页浏览型号CA3224的Datasheet PDF文件第3页浏览型号CA3224的Datasheet PDF文件第4页浏览型号CA3224的Datasheet PDF文件第5页浏览型号CA3224的Datasheet PDF文件第6页 
CA3224E  
Automatic Picture Tube Bias Control Circuit  
November 1996  
Features  
Description  
• Automatic Picture Tube Bias Cutoff Control  
• Automatic Background Color Balance  
• Eliminates Grey Scale Adjustments  
• Compensates for Cathode-to-Heater Leakage  
• Electrostatic Protection on All Pins  
• Servo Loop Design  
The CA3224E is an automatic picture tube bias control cir-  
cuit used in color TV receiver CRT drive circuits. It is used to  
provide dynamic bias control of the grey scale both initially  
and over the CRT operating life, compensating for CRT cut-  
off changes.  
The CA3224E provides automatic continuous control of the  
cutoff current in each gun of a three-gun color CRT. From an  
input pulse amplitude proportional to the difference between  
the desired and the actual CRT cutoff, a gated sample/hold  
circuit generates a DC correction voltage which correctly  
biases the CRT driver circuit. The sample/hold bias correc-  
tion takes place each frame following the vertical blanking.  
Figure 1 shows a block diagram of the CA3224E. The func-  
tions include three identical servo loop transconductance  
• Wide Dynamic Range  
• Three-Gun Control  
• Minimal External Components  
Ordering Information  
amplifiers with a sample/hold switch and buffer amplifier plus  
control logic, internal bias and a mode switch.  
TEMP.  
o
PKG.  
NO.  
PART NUMBER RANGE ( C)  
PACKAGE  
22 Ld PDIP  
CA3224E  
-40 to 85  
E22.4  
Pinout  
CA3224E  
(PDIP)  
TOP VIEW  
GROUND  
CHANNEL 1 INPUT  
V
CC  
1
2
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
12  
CHANNEL 1 HOLD CAP  
CHANNEL 1 OUTPUT  
CHANNEL 2 HOLD CAP  
CHANNEL 2 OUTPUT  
CHANNEL 3 HOLD CAP  
CHANNEL 3 OUTPUT  
CHANNEL 1 FREQ COMPENSATION  
CHANNEL 2 INPUT  
3
4
CHANNEL 2 FREQ COMPENSATION  
CHANNEL 3 INPUT  
5
6
CHANNEL 3 FREQ COMPENSATION  
VERTICAL INPUT  
7
V
BYPASS  
8
REF  
AUTO BIAS LEVEL ADJUST  
GROUND  
9
HORIZONTAL INPUT  
10  
11  
AUTO BIAS PULSE OUTPUT  
PROGRAM PULSE OUTPUT  
GRID PULSE OUTPUT  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 1553.1  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
8-56  
123456

中文翻译

下载PDF

与CA3224相关器件

型号 品牌 获取价格 描述 数据表
CA3224E INTERSIL

获取价格

 		Automatic Picture Tube Bias Control Circuit
CA3224E_02 INTERSIL

获取价格

 		Automatic Picture Tube Bias Control Circuit
CA3227 INTERSIL

获取价格

 		High-Frequency NPN Transistor Array For Low-Power Applications at Frequencies Up to 1.5GHz
CA3227_02 INTERSIL

获取价格

 		High-Frequency NPN Transistor Array For Low-Power Applications at Frequencies Up to 1.5GHz
CA3227E INTERSIL

获取价格

 		High-Frequency NPN Transistor Array For Low-Power Applications at Frequencies Up to 1.5GHz
CA3227M INTERSIL

获取价格

 		High-Frequency NPN Transistor Array For Low-Power Applications at Frequencies Up to 1.5GHz
CA3227M96 INTERSIL

获取价格

 		High-Frequency NPN Transistor Array For Low-Power Applications at Frequencies Up to 1.5GHz
CA3228 INTERSIL

获取价格

 		Speed Control System with Memory
CA3228 HARRIS

获取价格

 		Speed Control System with Memory
CA3228E HARRIS

获取价格

 		Speed Control System with Memory

与CA3224相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证