Datasheet > C3P-L67201V-55

C3P-L67201V-55

更新时间： 2024-10-28 15:32:23

品牌	Logo	应用领域
TEMIC		先进先出芯片光电二极管
页数	文件大小	规格书
16页	146K
描述
FIFO, 512X9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

C3P-L67201V-55 技术参数

生命周期：	Transferred	包装说明：	0.300 INCH, PLASTIC, DIP-28
Reach Compliance Code：	unknown	风险等级：	5.78
最长访问时间：	55 ns	周期时间：	70 ns
JESD-30 代码：	R-PDIP-T28	内存密度：	4608 bit
内存宽度：	9	功能数量：	1
端子数量：	28	字数：	512 words
字数代码：	512	工作模式：	ASYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	512X9	可输出：	NO
封装主体材料：	PLASTIC/EPOXY	封装形状：	RECTANGULAR
封装形式：	IN-LINE	并行/串行：	PARALLEL
认证状态：	Not Qualified	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	NO	技术：	CMOS
温度等级：	COMMERCIAL	端子形式：	THROUGH-HOLE
端子位置：	DUAL	Base Number Matches：	1

C3P-L67201V-55 数据手册

MATRA MHS

L 67201/L 67202

512 × 9 & 1K × 9 / 3.3 Volts CMOS Parallel FIFO

Introduction

The L67201/202 implement a first-in first-out algorithm, Using an array of eight transistors (8 T) memory cell and

featuring asynchronous read/write operations. The FULL fabricated with the state of the art 1.0 µm lithography

and EMPTY flags prevent data overflow and underflow. named SCMOS, the L 67201/202 combine an extremely

The Expansion logic allows unlimited expansion in word low standby supply current (typ = 1.0 µA) with a fast

size and depth with no timing penalties. Twin address access time at 55 ns over the full temperature range. All

pointers automatically generate internal read and write versions offer battery backup data retention capability

addresses, and no external address information are with a typical power consumption at less than 5 µW.

required for the MHS FIFOs. Address pointers are

For military/space applications that demand superior

automatically incremented with the write pin and read

levels of performance and reliability the L 67201/202 is

pin. The 9 bits wide data are used in data communications

processed according to the methods of the latest revision

applications where a parity bit for error checking is

of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

necessary. The Retransmit pin reset the Read pointer to

zero without affecting the write pointer. This is very

useful for retransmitting data when an error is detected in

the system.

Features

D First-in first-out dual port memory

D Single supply 3.3 ± 0.3 volts

D 512 × 9 organisation (L 67201)

D 1024 × 9 organisation (L 67202)

D Fast access time

D Fully expandable by word width or depth

D Asynchronous read/write operations

D Empty, full and half flags in single device mode

D Retransmit capability

D Bi-directional applications

55, 60, 65 ns, commercial, industrial military and

automotive

D Battery back-up operation 2 V data retention

D TTL compatible

D Wide temperature range :

D High performance SCMOS technology

– 55 °C to + 125 °C

D 67201L/202L low power

67201V/202V very low power

Rev. C (10/11/95)

12 3 4 5 6 7...16

中文翻译

下载PDF

与C3P-L67201V-55相关器件

型号	品牌	获取价格	描述	数据表
C3P-L67201V-60	TEMIC	获取价格	FIFO, 512X9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67201V-65	TEMIC	获取价格	FIFO, 512X9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202L-55	TEMIC	获取价格	FIFO, 1KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202L-60	TEMIC	获取价格	FIFO, 1KX9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202L-65	TEMIC	获取价格	FIFO, 1KX9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202V-55	TEMIC	获取价格	FIFO, 1KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202V-60	TEMIC	获取价格	FIFO, 1KX9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3P-L67202V-65	TEMIC	获取价格	FIFO, 1KX9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
C3-R10-10	SUPERWORLD	获取价格	CERAMIC CHIP INDUCTORS
C3-R10J-10	SUPERWORLD	获取价格	Length (mm): 2.00 \| Width (mm): 1.25 \| Height (mm): 0.85 \| SPQ (reel) : 4000 Design of mul

与C3P-L67201V-55相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

15
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

40
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

47

产品中心

服务支持

精选活动

关于我们

帮助中心

C3P-L67201V-55

C3P-L67201V-55 技术参数

C3P-L67201V-55 数据手册

与C3P-L67201V-55相关器件

与C3P-L67201V-55相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

C3P-L67201V-55

C3P-L67201V-55 技术参数

C3P-L67201V-55 数据手册

与C3P-L67201V-55相关器件

与C3P-L67201V-55相关文章

您还可以找

您在本页遇到什么问题？