5秒后页面跳转
BUK9618-55 PDF预览

BUK9618-55

更新时间: 2024-11-28 22:50:23
品牌 Logo 应用领域
恩智浦 - NXP 晶体晶体管功率场效应晶体管开关脉冲
页数 文件大小 规格书
8页 72K
描述
TrenchMOS transistor Logic level FET

BUK9618-55 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOT包装说明:PLASTIC, SOT-404, 3 PIN
针数:3Reach Compliance Code:unknown
ECCN代码:EAR99风险等级:5.92
Is Samacsys:N其他特性:LOGIC LEVEL COMPATIBLE, ESD PROTECTED
雪崩能效等级(Eas):125 mJ外壳连接:DRAIN
配置:SINGLE WITH BUILT-IN DIODE最小漏源击穿电压:55 V
最大漏极电流 (Abs) (ID):57 A最大漏极电流 (ID):57 A
最大漏源导通电阻:0.018 ΩFET 技术:METAL-OXIDE SEMICONDUCTOR
JESD-30 代码:R-PSSO-G2湿度敏感等级:1
元件数量:1端子数量:2
工作模式:ENHANCEMENT MODE最高工作温度:175 °C
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
极性/信道类型:N-CHANNEL最大功率耗散 (Abs):125 W
最大脉冲漏极电流 (IDM):228 A认证状态:Not Qualified
子类别:FET General Purpose Power表面贴装:YES
端子形式:GULL WING端子位置:SINGLE
处于峰值回流温度下的最长时间:NOT SPECIFIED晶体管应用:SWITCHING
晶体管元件材料:SILICONBase Number Matches:1

BUK9618-55 数据手册

 浏览型号BUK9618-55的Datasheet PDF文件第2页浏览型号BUK9618-55的Datasheet PDF文件第3页浏览型号BUK9618-55的Datasheet PDF文件第4页浏览型号BUK9618-55的Datasheet PDF文件第5页浏览型号BUK9618-55的Datasheet PDF文件第6页浏览型号BUK9618-55的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
TrenchMOS transistor  
Logic level FET  
BUK9618-55  
GENERAL DESCRIPTION  
QUICK REFERENCE DATA  
N-channel enhancement mode logic  
level field-effect power transistor in a  
plastic envelope suitable for surface  
mounting. Using ’trench’ technology  
the device features very low on-state  
resistance and has integral zener  
diodes giving ESD protection up to  
2kV. It is intended for use in  
automotive and general purpose  
switching applications.  
SYMBOL  
PARAMETER  
MAX.  
UNIT  
VDS  
ID  
Ptot  
Tj  
Drain-source voltage  
Drain current (DC)  
Total power dissipation  
Junction temperature  
Drain-source on-state  
55  
57  
125  
175  
18  
V
A
W
˚C  
m  
RDS(ON)  
resistance  
VGS = 5 V  
PINNING - SOT404  
PIN CONFIGURATION  
SYMBOL  
PIN  
1
DESCRIPTION  
d
mb  
gate  
2
drain  
g
3
source  
2
mb drain  
s
1
3
LIMITING VALUES  
Limiting values in accordance with the Absolute Maximum System (IEC 134)  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
VDS  
VDGR  
±VGS  
ID  
ID  
IDM  
Drain-source voltage  
Drain-gate voltage  
Gate-source voltage  
Drain current (DC)  
-
-
-
-
-
-
-
-
55  
55  
10  
57  
40  
228  
125  
175  
V
V
V
A
A
A
W
˚C  
RGS = 20 kΩ  
-
Tmb = 25 ˚C  
Tmb = 100 ˚C  
Tmb = 25 ˚C  
Tmb = 25 ˚C  
-
Drain current (DC)  
Drain current (pulse peak value)  
Total power dissipation  
Storage & operating temperature  
Ptot  
Tstg, Tj  
- 55  
ESD LIMITING VALUE  
SYMBOL PARAMETER  
CONDITIONS  
MIN.  
MAX.  
UNIT  
VC  
Electrostatic discharge capacitor  
voltage  
Human body model  
(100 pF, 1.5 k)  
-
2
kV  
THERMAL RESISTANCES  
SYMBOL PARAMETER  
CONDITIONS  
TYP.  
MAX.  
UNIT  
Rth j-mb  
Thermal resistance junction to  
mounting base  
-
-
1.2  
K/W  
Rth j-a  
Thermal resistance junction to  
ambient  
Minimum footprint, FR4  
board  
50  
-
K/W  
April 1998  
1
Rev 1.000  

与BUK9618-55相关器件

型号 品牌 获取价格 描述 数据表
BUK9618-55,118 NXP

获取价格

BUK9618-55
BUK9618-55/T3 NXP

获取价格

TRANSISTOR 57 A, 55 V, 0.018 ohm, N-CHANNEL, Si, POWER, MOSFET, FET General Purpose Power
BUK9618-55A NXP

获取价格

TrenchMOS logic level FET
BUK9618-55A/T3 NXP

获取价格

TRANSISTOR 61 A, 55 V, 0.019 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, D2PAK-3, FET Gene
BUK9618-55-T NXP

获取价格

暂无描述
BUK9618-55T/R NXP

获取价格

TRANSISTOR 57 A, 55 V, 0.018 ohm, N-CHANNEL, Si, POWER, MOSFET, PLASTIC, SMD, D2PAK-3, FET
BUK961R5-30E NXP

获取价格

N-channel TrenchMOS logic level FET
BUK961R6-40E NXP

获取价格

N-channel TrenchMOS logic level FET
BUK961R6-40E NEXPERIA

获取价格

N-channel TrenchMOS logic level FETProduction
BUK9620-100A NXP

获取价格

TrenchMOS logic level FET