○Current Read
The BR24C21/F/FJ/FV contains an internal address counter which maintains the address of the last word accessed,
incremented by one. If the last accessed address is address “n” in a Read operation, the next Read operation will
access data from address “n+1” and increment the current address counter. If the last accessed address is address
”n” in a Write operation, the next Read operation will access data from address “n”. If the Master does not transfer an
Acknowledge, but does generate a STOP condition, the current address read operation will only provide a single byte of
data. At this point, the device discontinues transmission.
(See Fig.14 Sequential Read Cycle Timing)
S
R
E
A
D
S
T
O
P
T
A
R
T
SLAVE
ADRESS
DATA
SDA
LINE
* * *
1
0
1
0
D7
D0
R
A
C
K
A
C
K
/
W
*:Don’t care
Fig.12 Current Read Cycle Timing
○Random Read
The Random read operation allows the Master to access any memory location. This operation involves a two-step
process. First, the Master issues a Write command that includes the START condition and the Slave address field (with
R/W set to “0”) followed by the word address of the word to be read. This procedure sets the internal address counter of
the BR24C21/F/FJ/FV to the desired address. After the word address Acknowledge is received by the Master, the
Master immediately re-issues a START condition followed by the Slave address field with R/W set to “1.” The device will
respond with an Acknowledge and then transmit the 8-data bits stored at the addressed location. If the Master does not
acknowledge the transmission but does generate the STOP condition, the IC will discontinue transmission.
S
T
A
R
T
W
R
I
T
E
S
T
A
R
T
R
E
A
D
S
T
O
P
SLAVE
ADDRESS
WORD
ADDRESS(n)
SLAVE
ADDRESS
DATA(n)
SDA
LINE
WA
0
WA
6
1
0
1
0
*
*
*
*
1
0
1
0
*
*
*
D7
D0
A
C
K
R
/
W K
A
C
A
C
K
R
/
W K
A
C
*:Don’t care
Fig.13 Random Read Cycle Timing
○Sequential Read
・If the Master does not transfer an Acknowledge and does not generate a STOP condition during the current Read
operation, the BR24C21/F/FJ/FV continues to output the next address data in sequence. For Read operations, all bits
in the address counter are incremented, allowing the entire array to be read during a single operation. When the
counter reaches the top of the array, it will “roll over” to the bottom of the array and continue to transmit data.
・If the Master does not acknowledge the transmission but does generate a STOP condition, at this point the device
discontinues transmission.
・The sequential Read operation can be performed with both Current Read and Random Read.
S
R
S
T
O
P
T
A
R
T
E
A
D
SLAVE
ADDRESS
DATA(n)
DATA(n+x)
SDA
LINE
1
0
1
0
*
*
*
D7
D0
D7
D0
R
/
W K
A
C
A
C
K
A
C
K
A
C
K
*:Don’t care
Fig.14 Sequential Read Cycle Timing
(Current Read)
6/16