Technical Note
BU7963GUW
Table 4. Parallel Data Interface
Functions
Parallel Data Interface
29-pin
Equivalent
Schematic
Name
Width
Level
I/O
Shutdown
PCLK
1
CMOS
CMOS
CMOS
I
PCLK interface.
Input
Input
‘L’
A
PD[26:0]
CKD
27
1
I
Parallel data interface.
A
C
Output of PCLK detection result.
‘L’: clock stop.
O
‘H’: clock detect.
Table 5. Control
Functions
Control
8-pin
Equivalent
Schematic
Name
Width
Level
I/O
I
Shutdown
Input
Shutdown pin.
‘L’: shutdown.
XSD
1
1
1
1
1
1
1
1
CMOS
A
‘H’: normal operation.
Selection of the number of data channel and
the data format.
*Refer to "Selection of the number of
MSDL3 channels".
*Set the same number of data channel
between the TX device and the RX device.
LS0
LS1
CMOS
I
Input
A
Selection of MSDL3 pins assignment.
‘L’: Default matrix.
‘H’: Flipped matrix.
RVS
CMOS
CMOS
CMOS
I
I
I
Input
Input
Input
A
A
A
B
B
PLL_BW
POL_PCLK
TEST0
TEST1
Selection of PLL bandwidth.
Selection of input clock polarity.
‘L’: sample parallel data at falling.
‘H’: sample parallel data at rising.
Test mode pin.
‘L’: normal mode.
‘H’: test mode.
Must be ‘L.’
Pull
down
I
Input
MSVDD
DVDD
DVDD
DVDD
A
B
C
D
Fig.4. Equivalent Schematics
www.rohm.com
© 2010 ROHM Co., Ltd. All rights reserved.
2010.04 - Rev.A
6/19